

Power Block Diagram

SYNC_MASTER=MARK

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		3	118

	8	7	6	5	4	3	2	1																																																						
D	BOM Variants																																																													
	<table><tr><th>BOM NUMBER</th><th>BOM NAME</th><th>BOM OPTIONS</th></tr><tr><td>630-7977</td><td>PCBA,MLB,M78,CTO,2.8G</td><td>24_INCH_LCD,2P8GHZ_CPU,BASIC,CR_E,V8</td></tr><tr><td>630-7976</td><td>PCBA,MLB,M78,BTR,2.4G</td><td>24_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6</td></tr><tr><td>630-7875</td><td>PCBA,MLB,M78,CTO,2.2G</td><td>24_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6</td></tr><tr><td>607-0429</td><td>M78 DEVELOPMENT</td><td>CPU_TDIODE,DEVELOPMENT,XDP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE</td></tr></table>								BOM NUMBER	BOM NAME	BOM OPTIONS	630-7977	PCBA,MLB,M78,CTO,2.8G	24_INCH_LCD,2P8GHZ_CPU,BASIC,CR_E,V8	630-7976	PCBA,MLB,M78,BTR,2.4G	24_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6	630-7875	PCBA,MLB,M78,CTO,2.2G	24_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6	607-0429	M78 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,XDP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE																																							
BOM NUMBER	BOM NAME	BOM OPTIONS																																																												
630-7977	PCBA,MLB,M78,CTO,2.8G	24_INCH_LCD,2P8GHZ_CPU,BASIC,CR_E,V8																																																												
630-7976	PCBA,MLB,M78,BTR,2.4G	24_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6																																																												
630-7875	PCBA,MLB,M78,CTO,2.2G	24_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6																																																												
607-0429	M78 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,XDP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE																																																												
C	<table><tr><td>630-7979</td><td>PCBA,MLB,M72,CTO,2.4G</td><td>20_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6</td></tr><tr><td>630-7978</td><td>PCBA,MLB,M72,BTR,2.2G</td><td>20_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6</td></tr><tr><td>630-7874</td><td>PCBA,MLB,M72,GD,2.0G</td><td>20_INCH_LCD,2P0GHZ_CPU,BASIC,CR_STD,V6</td></tr><tr><td>607-0462</td><td>M72 DEVELOPMENT</td><td>CPU_TDIODE,DEVELOPMENT,ITP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE</td></tr></table>								630-7979	PCBA,MLB,M72,CTO,2.4G	20_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6	630-7978	PCBA,MLB,M72,BTR,2.2G	20_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6	630-7874	PCBA,MLB,M72,GD,2.0G	20_INCH_LCD,2P0GHZ_CPU,BASIC,CR_STD,V6	607-0462	M72 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,ITP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE																																										
	630-7979	PCBA,MLB,M72,CTO,2.4G	20_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6																																																											
630-7978	PCBA,MLB,M72,BTR,2.2G	20_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6																																																												
630-7874	PCBA,MLB,M72,GD,2.0G	20_INCH_LCD,2P0GHZ_CPU,BASIC,CR_STD,V6																																																												
607-0462	M72 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,ITP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE																																																												
B	BOM GROUPS																																																													
	<table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>BASIC</td><td>5V1V8REG_SKIP,ALTERNATE,COMMON,ITP/XDP,MXM_ROM,NBCFG_PEG_REVERSE,YUKON_ULTRA</td></tr><tr><td>V6</td><td>LOW_TDP</td></tr><tr><td>V8</td><td>HIGH_TDP</td></tr></table>								BOM GROUP	BOM OPTIONS	BASIC	5V1V8REG_SKIP,ALTERNATE,COMMON,ITP/XDP,MXM_ROM,NBCFG_PEG_REVERSE,YUKON_ULTRA	V6	LOW_TDP	V8	HIGH_TDP																																														
BOM GROUP	BOM OPTIONS																																																													
BASIC	5V1V8REG_SKIP,ALTERNATE,COMMON,ITP/XDP,MXM_ROM,NBCFG_PEG_REVERSE,YUKON_ULTRA																																																													
V6	LOW_TDP																																																													
V8	HIGH_TDP																																																													
A	Bar Code Labels / EEE #'s																																																													
	<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																									
Module Parts																																																														
<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr></table>									PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																									
341T0048 = M78 EFI ROM																																																														
COMMON																																																														
<table><tr><th>PART#</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DESIGNATOR(S)</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>051-7229</td><td>1</td><td>PCB,SCHEM,MLB,M78</td><td>SCH1</td><td></td><td>24_INCH_LCD</td></tr><tr><td>820-2110</td><td>1</td><td>PCB,FAB,MLB,M78,HF</td><td>MLB1</td><td></td><td>24_INCH_LCD</td></tr><tr><td>341T0049</td><td>1</td><td>IC,SMC,M78</td><td>U4900</td><td>CRITICAL</td><td>24_INCH_LCD</td></tr><tr><td>114S0307</td><td>1</td><td>RES,8.25K,0402,1%,1/16W,LF</td><td>R7117</td><td></td><td>24_INCH_LCD</td></tr><tr><td>132S0010</td><td>1</td><td>CAP,CER,390PF,10%,50V,0402</td><td>C7113</td><td></td><td>24_INCH_LCD</td></tr><tr><td>132S0178</td><td>1</td><td>CAP,CER,0.47UF,10%,6.3V,0402</td><td>C7128</td><td></td><td>24_INCH_LCD</td></tr><tr><td>132S0082</td><td>1</td><td>CAP,CER,0.068UF,10%,16V,0402</td><td>C7134</td><td></td><td>24_INCH_LCD</td></tr><tr><td>341S2117</td><td>1</td><td>IC,2K I2C EEPROM,MXM,M78</td><td>U8570</td><td>CRITICAL</td><td>24_INCH_LCD</td></tr></table>									PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	051-7229	1	PCB,SCHEM,MLB,M78	SCH1		24_INCH_LCD	820-2110	1	PCB,FAB,MLB,M78,HF	MLB1		24_INCH_LCD	341T0049	1	IC,SMC,M78	U4900	CRITICAL	24_INCH_LCD	114S0307	1	RES,8.25K,0402,1%,1/16W,LF	R7117		24_INCH_LCD	132S0010	1	CAP,CER,390PF,10%,50V,0402	C7113		24_INCH_LCD	132S0178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		24_INCH_LCD	132S0082	1	CAP,CER,0.068UF,10%,16V,0402	C7134		24_INCH_LCD	341S2117	1	IC,2K I2C EEPROM,MXM,M78	U8570	CRITICAL	24_INCH_LCD
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION																																																									
051-7229	1	PCB,SCHEM,MLB,M78	SCH1		24_INCH_LCD																																																									
820-2110	1	PCB,FAB,MLB,M78,HF	MLB1		24_INCH_LCD																																																									
341T0049	1	IC,SMC,M78	U4900	CRITICAL	24_INCH_LCD																																																									
114S0307	1	RES,8.25K,0402,1%,1/16W,LF	R7117		24_INCH_LCD																																																									
132S0010	1	CAP,CER,390PF,10%,50V,0402	C7113		24_INCH_LCD																																																									
132S0178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		24_INCH_LCD																																																									
132S0082	1	CAP,CER,0.068UF,10%,16V,0402	C7134		24_INCH_LCD																																																									
341S2117	1	IC,2K I2C EEPROM,MXM,M78	U8570	CRITICAL	24_INCH_LCD																																																									
<table><tr><td>051-7228</td><td>1</td><td>PCB,SCHEM,MLB,M72</td><td>SCH1</td><td></td><td>20_INCH_LCD</td></tr><tr><td>820-2143</td><td>1</td><td>PCB,FAB,MLB,M72,HF</td><td>MLB1</td><td></td><td>20_INCH_LCD</td></tr><tr><td>341T0056</td><td>1</td><td>EFI ROM,M72/M78</td><td>U6100</td><td>CRITICAL</td><td></td></tr><tr><td>341T0055</td><td>1</td><td>IC,SMC,M72</td><td>U4900</td><td>CRITICAL</td><td>20_INCH_LCD</td></tr><tr><td>114S0303</td><td>1</td><td>RES,7.5K,0402,1%,1/16W,LF</td><td>R7117</td><td></td><td>20_INCH_LCD</td></tr><tr><td>132S0205</td><td>1</td><td>CAP,CER,270PF,10%,50V,0402</td><td>C7113</td><td></td><td>20_INCH_LCD</td></tr><tr><td>132S0178</td><td>1</td><td>CAP,CER,0.47UF,10%,6.3V,0402</td><td>C7128</td><td></td><td>20_INCH_LCD</td></tr><tr><td>132S0082</td><td>1</td><td>CAP,CER,0.068UF,10%,10V,0402</td><td>C7134</td><td></td><td>20_INCH_LCD</td></tr><tr><td>341S2116</td><td>1</td><td>IC,2K I2C EEPROM,MXM,M72</td><td>U8570</td><td>CRITICAL</td><td>20_INCH_LCD</td></tr></table>									051-7228	1	PCB,SCHEM,MLB,M72	SCH1		20_INCH_LCD	820-2143	1	PCB,FAB,MLB,M72,HF	MLB1		20_INCH_LCD	341T0056	1	EFI ROM,M72/M78	U6100	CRITICAL		341T0055	1	IC,SMC,M72	U4900	CRITICAL	20_INCH_LCD	114S0303	1	RES,7.5K,0402,1%,1/16W,LF	R7117		20_INCH_LCD	132S0205	1	CAP,CER,270PF,10%,50V,0402	C7113		20_INCH_LCD	132S0178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		20_INCH_LCD	132S0082	1	CAP,CER,0.068UF,10%,10V,0402	C7134		20_INCH_LCD	341S2116	1	IC,2K I2C EEPROM,MXM,M72	U8570	CRITICAL	20_INCH_LCD
051-7228	1	PCB,SCHEM,MLB,M72	SCH1		20_INCH_LCD																																																									
820-2143	1	PCB,FAB,MLB,M72,HF	MLB1		20_INCH_LCD																																																									
341T0056	1	EFI ROM,M72/M78	U6100	CRITICAL																																																										
341T0055	1	IC,SMC,M72	U4900	CRITICAL	20_INCH_LCD																																																									
114S0303	1	RES,7.5K,0402,1%,1/16W,LF	R7117		20_INCH_LCD																																																									
132S0205	1	CAP,CER,270PF,10%,50V,0402	C7113		20_INCH_LCD																																																									
132S0178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		20_INCH_LCD																																																									
132S0082	1	CAP,CER,0.068UF,10%,10V,0402	C7134		20_INCH_LCD																																																									
341S2116	1	IC,2K I2C EEPROM,MXM,M72	U8570	CRITICAL	20_INCH_LCD																																																									
<table><tr><td>337S3438</td><td>1</td><td>IC,MDC,SR,E1,QS,2.8G,55W,800FSB,4M,PGA</td><td>CPU</td><td>CRITICAL</td><td>2P8GHZ_CPU</td></tr><tr><td>337S3436</td><td>1</td><td>IC,MDC,SR,E1,QS,2.6G,45W,800FSB,4M,PGA</td><td>CPU</td><td>CRITICAL</td><td>2P6GHZ_CPU</td></tr><tr><td>337S3435</td><td>1</td><td>IC,MDC,SR,E1,QS,2.4G,35W,800FSB,4M,PGA</td><td>CPU</td><td>CRITICAL</td><td>2P4GHZ_CPU</td></tr><tr><td>337S3461</td><td>1</td><td>IC,MDC,SR,E1,QS,2.2G,35W,800FSB,4M,PGA</td><td>CPU</td><td>CRITICAL</td><td>2P2GHZ_CPU</td></tr><tr><td>337S3460</td><td>1</td><td>IC,MDC,SR,E1,QS,2.0G,35W,800FSB,4M,PGA</td><td>CPU</td><td>CRITICAL</td><td>2P0GHZ_CPU</td></tr></table>									337S3438	1	IC,MDC,SR,E1,QS,2.8G,55W,800FSB,4M,PGA	CPU	CRITICAL	2P8GHZ_CPU	337S3436	1	IC,MDC,SR,E1,QS,2.6G,45W,800FSB,4M,PGA	CPU	CRITICAL	2P6GHZ_CPU	337S3435	1	IC,MDC,SR,E1,QS,2.4G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P4GHZ_CPU	337S3461	1	IC,MDC,SR,E1,QS,2.2G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P2GHZ_CPU	337S3460	1	IC,MDC,SR,E1,QS,2.0G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P0GHZ_CPU																								
337S3438	1	IC,MDC,SR,E1,QS,2.8G,55W,800FSB,4M,PGA	CPU	CRITICAL	2P8GHZ_CPU																																																									
337S3436	1	IC,MDC,SR,E1,QS,2.6G,45W,800FSB,4M,PGA	CPU	CRITICAL	2P6GHZ_CPU																																																									
337S3435	1	IC,MDC,SR,E1,QS,2.4G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P4GHZ_CPU																																																									
337S3461	1	IC,MDC,SR,E1,QS,2.2G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P2GHZ_CPU																																																									
337S3460	1	IC,MDC,SR,E1,QS,2.0G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P0GHZ_CPU																																																									
<table><tr><th>PART NUMBER</th><th>ALTERNATE FOR PART NUMBER</th><th>BOM OPTION</th><th>REF DES</th><th>COMMENTS:</th></tr><tr><td>337S3437</td><td>337S3436</td><td></td><td>CPU</td><td>CPU, 2.6G,55W</td></tr><tr><td>124-0361</td><td>124-0339</td><td></td><td>C7490,C7491</td><td>CAP</td></tr><tr><td>371S0464</td><td>371S0154</td><td></td><td>D7624,D7664</td><td>DIODES</td></tr></table>									PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	337S3437	337S3436		CPU	CPU, 2.6G,55W	124-0361	124-0339		C7490,C7491	CAP	371S0464	371S0154		D7624,D7664	DIODES																																		
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																										
337S3437	337S3436		CPU	CPU, 2.6G,55W																																																										
124-0361	124-0339		C7490,C7491	CAP																																																										
371S0464	371S0154		D7624,D7664	DIODES																																																										
MXM_PWR_SENSE BOMOPTION CHANGE FOR PRODUCTION																																																														
<table><tr><th>PART#</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DESIGNATOR(S)</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>107S0070</td><td>1</td><td>RES,0-OHM,2512</td><td>R5350</td><td></td><td>PRODUCTION</td></tr><tr><td>116S0090</td><td>2</td><td>RES,10K-OHM,5%,0402</td><td>C5358,C5359</td><td></td><td>PRODUCTION</td></tr></table>									PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	107S0070	1	RES,0-OHM,2512	R5350		PRODUCTION	116S0090	2	RES,10K-OHM,5%,0402	C5358,C5359		PRODUCTION																																				
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION																																																									
107S0070	1	RES,0-OHM,2512	R5350		PRODUCTION																																																									
116S0090	2	RES,10K-OHM,5%,0402	C5358,C5359		PRODUCTION																																																									
BOM Configuration																																																														
SYNC_MASTER=JAMES SYNC_DATE=10/16/06																																																														
NOTICE OF PROPRIETARY PROPERTY																																																														
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																														
I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																														
II NOT TO REPRODUCE OR COPY IT																																																														
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																														
 APPLE COMPUTER INC.						SIZE	DRAWING NUMBER	REV.																																																						
						D	051-7228	34																																																						
						SCALE	SHT	4 OF 118																																																						
						NONE																																																								
8	7	6	5	4	3	2	1																																																							









NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU FSB

SYNC_MASTER=JAMES

SYNC_DATE=11/09/06


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU Power & Ground

SYNC_MASTER=JAMES SYNC_DATE=11/09/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-7228 34

SCALE SHT 11 OF 118

6X 220UF. 32X 22UF 0805


NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4

LAYOUT NOTE:


PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)

LAYOUT NOTE:


PLACE ON BOTTOMSIDE




Resistors to allow for override of CPU VID
Will probably be removed before production



VCCA (CPU AVdd) DECOUPLING



VCCP (CPU I/O) DECOUPLING



CPU Decoupling & VID	
SYNC_MASTER=MARK	SYNC_DATE=10/10/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.

Direction of XDP module
Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (XDP)

SYNC_MASTER=T9_MLB_NOME SYNC_DATE=11/06/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7228 REV. 34

SCALE NONE SHT 13 OF 118

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.

Direction of XDP module
Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (XDP)			
SYNC_MASTER=T9_MLB_NOME		SYNC_DATE=11/06/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

SIZE	DRAWING NUMBER	REV.
D	051-7228	34

APPLE COMPUTER INC.

SCALE	SHT	OF
NONE	13	118

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1


Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.

Direction of XDP module
Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (XDP)			
SYNC_MASTER=T9_MLB_NOME		SYNC_DATE=11/06/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER	REV.	
D	051-7228	34	
SCALE	SHT	13	OF 118

APPLE COMPUTER INC.

[illegible]

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.

The diagram illustrates the internal wiring of the Mini-XDP Connector. It shows connections between several key components:

- Resistors:** R1315 (54.9K), R1330 (10K), R1331 (10K), R1399 (1K), and R1303 (1K).
- Capacitors:** C1300 (0.1uF) and C1301 (0.1uF).
- Connectors:** J1300 (LTH-030-01-G-D-A-TR) and J1303.
- Wires:** Various wires labeled with IDs like PP3V3_S0, PP1V05_S0_CPU, XDP_PWRGD, XDP_OBS20, VCC_OBS_AB, SDA, TCK1, TCK0, XDP_TCK, XDP_CLK_P, XDP_CLK_N, XDP_CPURST_L, XDP_DBRESET_L, XDP_TDO, XDP_TRST_L, XDP_TDI, XDP_TMS, XDP_PRESENT#, XDP_C1301, FSB_CPURST_L, and FSB_CPURST_N.
- Other Labels:** NB_CFG[0] through NB_CFG[8], SB_GPIO[8], SB_OC[0] through SB_OC[7], XDP_BPM L<5>, XDP_BPM L<4>, XDP_BPM L<3>, XDP_BPM L<2>, XDP_BPM L<1>, XDP_BPM L<0>, NB_BSEL<0>, NB_BSEL<1>, NB_CFG<4>, NB_CFG<5>, NB_CFG<6>, NB_CFG<7>, TP_XDP_HOOK2, TP_XDP_HOOK3, LVDS_CTRL_DATA, LVDS_CTRL_CLK, XDP_TCK, XDP_PWRGD, XDP_OBS20, VCC_OBS_AB, HOOK1, HOOK2, HOOK3, SCL, TCK1, TCK0, XDP_TCK, XDP_CLK_P, XDP_CLK_N, XDP_CPURST_L, XDP_DBRESET_L, XDP_TDO, XDP_TRST_L, XDP_TDI, XDP_TMS, XDP_PRESENT#, XDP_C1301, FSB_CPURST_L, and FSB_CPURST_N.

Direction of XDP module
Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (XDP)			
SYNC_MASTER=T9_MLB_NAME		SYNC_DATE=11/06/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
		SIZE	DRAWING NUMBER
		D	051-7228
		SCALE	SHT 13 OF 118

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.

The diagram illustrates the internal wiring of the Mini-XDP Connector. It shows connections between several key components:

- Resistors:** R1315 (54.9K), R1330 (10K), R1331 (10K), R1399 (1K), and R1303 (1K).
- Capacitors:** C1300 (0.1uF) and C1301 (0.1uF).
- Connectors:** J1300 (LTH-030-01-G-D-A-TR) and J1303.
- Wires:** Various wires labeled with IDs like PP3V3_S0, PP1V05_S0_CPU, XDP_PWRGD, XDP_OBS20, VCC_OBS_AB, SDA, TCK1, TCK0, XDP_TCK, XDP_CLK_P, XDP_CLK_N, XDP_CPURST_L, XDP_DBRESET_L, XDP_TDO, XDP_TRST_L, XDP_TDI, XDP_TMS, XDP_PRESENT#, FSB_CPURST_L, and FSB_CPURST_N.
- Other Labels:** NB_CFG[0] through NB_CFG[8], SB_GPIO[8], SB_OC[0] through SB_OC[7], XDP_BPM L<4>, XDP_BPM L<3>, XDP_BPM L<2>, XDP_BPM L<1>, XDP_BPM L<0>, NB_BSEL<0>, NB_BSEL<1>, NB_CFG<4>, NB_CFG<5>, NB_CFG<6>, NB_CFG<7>, TP_XDP_HOOK2, TP_XDP_HOOK3, LVDS_CTRL_DATA, LVDS_CTRL_CLK, ITBCLK/HOOK4, ITBCLK/HOOK5, RESET#/HOOK6, DBR#/HOOK7, TDO, TRSTn, TDI, TMS, XDP_PRESENT#.

Direction of XDP module
Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (XDP)			
SYNC_MASTER=T9_MLB_NAME		SYNC_DATE=11/06/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		13	118

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.

The diagram illustrates the internal wiring of the Mini-XDP Connector. It shows connections between several key components:

- Resistors:** R1315 (54.9K), R1330 (10K), R1331 (10K), R1399 (1K), and R1303 (1K).
- Capacitors:** C1300 (0.1uF) and C1301 (0.1uF).
- Connectors:** J1300 (LTH-030-01-G-D-A-TR) and J1303.
- Wires:** Various signal wires labeled with names like XDP_BPM, OBSFN, OBSDATA, NB_CFG, XDP_PWRGD, XDP_OBS20, VCC_OBS_AB, SDA, TCK, XDP_TCK, XDP_CLK_P, XDP_CLK_N, XDP_CPURST_L, XDP_DBRESET_L, XDP_TDO, XDP_TRST_L, XDP_TDI, XDP_TMS, XDP_PRESENT#, FSB_CPURST_L, and FSB_TDO.
- Direction of XDP module:** An arrow points left towards the connector, indicating the orientation of the module.

Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (XDP)			
SYNC_MASTER=T9_MLB_NAME		SYNC_DATE=11/06/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

SIZE	DRAWING NUMBER	REV.
D	051-7228	34

APPLE COMPUTER INC.

SCALE	SHT	OF
NONE	13	118

D

C

B


A

D

C

B

A



NB CPU Interface

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		14	118

D

C

B

A

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.


CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.



NB PEG / Video Interfaces

SYNC_MASTER=TS_MLB

SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE
D


DRAWING NUMBER
051-7228

REV.
34

SCALE
NONE

SHT
15

OF
118



NB Misc Interfaces

SYNC_MASTER=TS_MLB SYNC_DATE=01/21/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB DDR2 Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





Current numbers from Crestline EDS, doc #21749.

NB Power 2

SYNC_MASTER=T9_MLB

SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		19	118



NB Grounds		
SYNC_MASTER=T9_MLB		SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHT 20	OF 118



NB Standard Decoupling	
SYNC_MASTER=JAMES	SYNC_DATE=11/03/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		21	118

Current numbers from Crestline EDS, doc #21749.



```


SB Enet, Disk, FSB, LPC
SYNC_MASTER=T9_MLB_NAME          SYNC_DATE=05/07/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I 1 TO MAINTAIN THE DOCUMENT IN CONFIDENCE
I 1 NOT TO REPRODUCE OR COPY IT
I 11 NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

```





D

C

B

A

D

C

B

A

8

7

6


5

4

3

2

1



FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-
1	27M	27M w/SS	SRC_0+	SRC_0-

(For Internal Graphics)
(For External Graphics)

Clock (CK505)

SYNC_MASTER=JAMES

SYNC_DATE=11/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE D

DRAWING NUMBER 051-7228

REV. 34

SCALE NONE

SHT 29 OF 118



Page Notes

Power aliases required by this page:

- =PP1V8_S3_MEM

- =PP0V9_S3_MEM_VREF

- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_MEM_SCL

- =I2C_MEM_SDA

BOM options provided by this page:


(NONE)

NOTE: This page does not supply VREF.

The reference voltage must be provided by another page.

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=JAMES

SYNC_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE


D


DRAWING NUMBER: 051-7228

SHT: 31 OF 118

34

REV.





Memory Active Termination

SYNC_MASTER=JAMES SYNC_DATE=12/04/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



D

C

B

A

```


Ethernet  (Yukon)
-----
SYNC_MASTER=DOUG                                SYNC_DATE=11/08/2006


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I  TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

```

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
	SCALE	SHT	OF
	NONE	37	118





YUKON 1.9/2.5 RAIL SUPPLY


YUKON EC / YUKON ULTRA SUPPORT

YUKON 1.2 RAIL SUPPLY

YUKON T9 ALIASES

YUKON/ULTRA SUPPORT		
SYNC_MASTER=DOUG		SYNC_DATE=(10/02/2006)
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		38	118



ETHERNET CONNECTOR

SYNC_MASTER=DOUG

SYNC_DATE=11/06/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		39	118



FW: 1394B CONTROLLER

SYNC_MASTER=M78_MLB

SYNC_DATE=12/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7228

REV.

34

SCALE


NONE

SHT


40

OF

118




FW643 1.0V GENERATION




FW643 DECOUPLING


NOTE: PLACE 1 CAP CLOSE TO EACH POWER PIN ON U4000



1394 PHY DATA/STROBE OPTIONS



FW 3.3V FILTERING



FW PCIE ALIASES

19	<u>TP_PCIE_FW_R2D_C_N</u>	<u>==</u>	<u>PCIE_FW_R2D_C_N</u>	33
			MAKE_BASE=TRUE	
19	<u>TP_PCIE_FW_R2D_C_P</u>	<u>==</u>	<u>PCIE_FW_R2D_C_P</u>	33
			MAKE_BASE=TRUE	
33	<u>PCIE_FW_D2R_N</u>	<u>==</u>	<u>TP_PCIE_FW_D2R_N</u>	19
	MAKE_BASE=TRUE			
33	<u>PCIE_FW_D2R_P</u>	<u>==</u>	<u>TP_PCIE_FW_D2R_P</u>	19
	MAKE_BASE=TRUE			

FW: 1394B MISC

```

SYNC_MASTER=DOUG

```

SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER
--	------	----------------



APPLE COMPUTER INC.

SIZE
D


SIZE	DRAWING NUMBER
D	051-7228

34

SCALE	

SHT 42 OF 118

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



Termination
Place close to FireWire PHY

"Snapback" & "Late VG" Protection

3rd TPA/TPB pair unused

"Snapback" & "Late VG" Protection

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0232	155S0289		FL4300, FL4310	49REGINAL TOKO CHOKE

FIREWIRE CONNECTORS

SYNC_MASTER=DOUG

SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE D


DRAWING NUMBER 051-7228

REV. 34

SCALE NONE

SHT 43 OF 118





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0232	155S0289		ALL	ORIGINAL TORO CHOKE

EXTERNAL USB CONNECTORS


SYNC_MASTER=DOUG SYNC_DATE=12/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHT 46 OF 118	

CAMERA POWER FILTERING




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


M13D (Bluetooth) Connector



CAMERA CONNECTOR





UNUSED INTERNAL USB PORTS




Internal USB Connections		
SYNC_MASTER=M78_MLB		SYNC_DATE=12/15/2006
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		47	118







LPC+ Debug Connector

SYNC_MASTER=T9_MLB_NOME SYNC_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		51	118





CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits

M78 SET FOR APPROX 3V AT 5A ON PWRSRC
MXM-HE CAN GO TO 16A, BUT M78
CARDS TARGET MAX 55W AT 12V

SCALE	COUNT
1.6461 A/V	.005309969 A/COUNT
ADC IS 10BIT 0 TO 1023	0 TO 3.3V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BCM OPTION
114S0264	1	RES,3.01K,1%,402	R5351	20_INCH_LCD
114S0254	1	RES,2.43K,1%,402	R5351	24_INCH_LCD

Current & Voltage Sensing

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Thermal Sensors		
SYNC_MASTER=DAVE_MASTER		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		55	118



HD AND OD FAN

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		56	118



CPU FAN

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		57	118





POWER SEQUENCING BLOCK DIAGRAM

SYNC_MASTER=MARK

SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0333	1	RES,MTL FILM,1/16W,15.8K,1,0402,SM,LF	R7116		HIGH_TDP
114S0327	1	RES,MTL FILM,1/16W,13.7K,1,0402,SM,LF	R7116		LOW_TDP

TO SUPPORT LOW TDP MEROM AND HIGH TDP MEROM ON SAME BOARD:

- 35W TDP: 55A CONTINUOUS CURRENT
SET R7116 TO 13.7K; OC TRIP POINT OF 65.2A
- 55W TDP: 64A CONTINUOUS CURRENT
SET R7116 TO 15.8K; OC TRIP POINT OF 75.2A

71	IMVP6_OCSET	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
72	IMVP6_VSUM	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
71	IMVP6_VO	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
71	IMVP6_DROOP	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
71	IMVP6_DFB	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
71	IMVP6_SOFT	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
71	IMVP6_RBIAS	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
71	IMVP6_VDIFF	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
71	IMVP6_FB	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
71	IMVP6_COMP	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
71	IMVP6_VW	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
72	IMVP6_FCCM	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM

71	IMVP6_PWM1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM
108	IMVP6_PHASE1	MIN LINE WIDTH=1.5 MM	MIN NECK WIDTH=0.25 MM
71	IMVP6_BOOT1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
71	IMVP6_UGATE1	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM
71	IMVP6_LGATE1	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM
72	IMVP6_ISEN1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM
71	IMVP6_FET_RC1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
71	IMVP6_VSUM1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
71	IMVP6_VO1	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
71	IMVP6_BOOT1_RC	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM

71	IMVP6_PWM2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM
108	IMVP6_PHASE2	MIN LINE WIDTH=1.5 MM	MIN NECK WIDTH=0.25 MM
71	IMVP6_BOOT2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.20 MM
71	IMVP6_UGATE2	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM
71	IMVP6_LGATE2	MIN LINE WIDTH=0.5 MM	MIN NECK WIDTH=0.25 MM
71	IMVP6_ISEN2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.23 MM
71	IMVP6_FET_RC2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
71	IMVP6_VSUM2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
71	IMVP6_VO2	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM
71	IMVP6_BOOT2_RC	MIN LINE WIDTH=0.25 MM	MIN NECK WIDTH=0.25 MM


DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM

IMVP6 CPU VCore REGULATOR

IMVP6 CPU VCore Regulator	
SYNC_MASTER=MARK	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	71 OF 118
NONE			

IMVP6 CPU VCORE REGULATOR




72	71	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	151
108	72	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	152
72	72	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	153
72	72	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	154
72	72	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	155
72	71	IMVP6_ISEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	156
72	72	IMVP6_FET_RC3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	157
72	72	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	158
72	72	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	159
72	72	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	160

IMVP6 3RD PHASE	
SYNC_MASTER=MARK	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		72	118


1.5V S0 & 1.05V SO RAILS



1.5V S0
M72/78
POWER BUDGET
PEAK=2.77A
AVE=2.45A


1.05V S0
M72/M78
POWER BUDGET
PEAK=3.43A
AVE=3.03A

PLANE SHORTING RESISTORS



1.5V / 1.05V SUPPLIES
SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

1.25V S0 & MCH CORE RAILS



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES,MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES,MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

1.25V / MCH CORE SUPPLIES

SYNC_MASTER=MARK

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE D

DRAWING NUMBER 051-7228

REV. 34

SCALE NONE

SHT 74 OF 118



1.8V S3 / MEM VTT RAILS

1.8V S3
M72/M78
POWER BUDGET
PEAK=13.6A
AVE=5.17A

(1.8V_S3 MUST RAMP UP IN < 2 MS)

$V_{out} = 0.6V * (1 + R_a / R_b)$

DDR2 Vtt Regulator

EMC REQUESTED CAPS


1.8V S3 / 0.9V S0 SUPPLIES

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHT 75	OF 118




5V S5 & 3.3V S3 RAILS


5V S5
M72/M78
POWER BUDGET
M72 PEAK=12.0A
M72 AVE=6.83A
M78 PEAK=8.91A
M78 AVE=5.33A

3.3V S3
M72/M78
POWER BUDGET
PEAK=6.06A
AVE=3.06A

5V S5 / 3.3V S3 SUPPLIES	
SYNC_MASTER=MARK	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	76 OF 118
NONE			






	I	Rds (on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

S3 & S0 FETs

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-7228	REV. 34
SCALE NONE	SHT 78	OF 118

Page Notes

Power aliases required by this page:
- =PP12V_S0_MXM
- =PP5V_S0_MXM
- =PP1V8_S0_MXM


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Note: PCI-E Lanes are reversed to untangle routes
Need to stuff config strap using BOM option NBCFG_PEG_REVERSE
Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

MXM SPEC POWER REQUIREMENTS
(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



MXM PCI-E & PWR

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7228	34
SCALE	SHT	OF
NONE	84	118

Page Notes

Power aliases required by this page:

- =PP3V3_S0_MXM
- =PP2V5_S0_MXM

Signal aliases required by this page:

- =SMB_GPU_THRM_DATA
- =SMB_GPU_THRM_CLK

BOM options provided by this page:

24_INCH_LCD


MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

MXM SYSTEM INFORMATION ROM


PLACE CLOSE TO J8400



=PP3V3_S0_MXM



=PP3V3_S0_MXM



=PP3V3_S0_MXM



=PP3V3_S0_MXM



=PP3V3_S0_MXM



=PP3V3_S0_MXM



=PP3V3_S0_MXM



=PP3V3_S0_MXM




=PP3V3_S0_MXM



=PP3V3_S0_MXM



=PP3V3_S0_MXM



=PP3V3_S0_MXM



=PP3V3_S0_MXM




=PP3V3_S0_MXM




=PP3V3_S0_MXM



=PP3V3_S0_MXM





=PP3V3_S0_MXM



=PP3V3_S0_MXM

J8400
ASOB326-S43B-7F
F-RT-SM
(2 OF 2)



24_INCH_LCD



24_INCH_LCD



24_INCH_LCD



24_INCH_LCD



24_INCH_LCD



24_INCH_LCD



24_INCH_LCD



24_INCH_LCD

MXM I/O

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7228 REV. 34

SCALE NONE SHT 85 OF 118





VIDEO_MUX_SEL	OUT
1	CRT
0	TV

PLACE U9120 NEAR GMCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1700	1	QUAD SPOT HIGH-BANDWIDTH VIDEO SWITCH, LOW ON-RES	U9130	CRITICAL	

Analog Video Support

SYNC_MASTER=M78_MLB

SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7228

REV.

34

SCALE


NONE

SHT

91

OF

118



External Display Conns

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D	DRAWING NUMBER 051-7228	REV. 34
SCALE NONE	SHT 98	OF 118



Disk Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
IDE_55S	*	55_OHM_SE
SATA_55S	*	55_OHM_SE
SATA_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
IDE	*	*	SPACING_0.18MM
SATA	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HDA_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	SPACING_0.18MM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_60S	*	55_OHM_SE
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	SPACING_0.5MM

DG SAYS MINIMUM SPACING 50 MILS FROM USB TO CLOCKS

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_55S	*	55_OHM_SE
SPI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SELECTOR
SMB	*	*	SPACING_0.3M
SPI	*	*	SPACING_0.18M

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	IDE_PDD	IDE 558	IDE	IDE PDD<15...10>	23 44
	IDE_PDD_PP	IDE 558	IDE	IDE PDD<9>	7 23 44
	IDE_PDD	IDE 558	IDE	IDE PDD<8...0>	23 44
	IDE_PDA	IDE 558	IDE	IDE PDA<2...0>	23 44
	IDE_PDCS	IDE 558	IDE	IDE PDCS1 L	23 44
	IDE_PDCS	IDE 558	IDE	IDE PDCS3 L	23 44
	IDE_PDIOW	IDE 558	IDE	IDE PDIOW L	23 44
	IDE_PDIOR_L	IDE 558	IDE	IDE PDIOR L	7 23 44
	IDE_PDDACK	IDE 558	IDE	IDE PDDACK L	23 44
	IDE_PDDREQ	IDE 558	IDE	IDE PDDREQ	23 44
	IDE_PDIORDY	IDE 558	IDE	IDE PDIORDY	7 23 44
	IDE_IRQ14	IDE 558	IDE	IDE IRQ14	23 44
	IDE_RST_L	IDE 558	IDE	ODD RST 5VTOL L	24 44
	SATA_A_R2D	SATA 100D	SATA	SATA A R2D C P	23 44
		SATA 100D	SATA	SATA A R2D C N	23 44
		SATA 100D	SATA	SATA A R2D P	45
		SATA 100D	SATA	SATA A R2D N	45
	SATA_A_D2R	SATA 100D	SATA	SATA A D2R P	7 23 45
		SATA 100D	SATA	SATA A D2R N	7 23 45
		SATA 100D	SATA	SATA A D2R C P	45
		SATA 100D	SATA	SATA A D2R C N	45
		SATA 100D	SATA	SATA B R2D C P	23 45
		SATA 100D	SATA	SATA B R2D C N	23 45
		SATA 100D	SATA	SATA B D2R P	23 45
		SATA 100D	SATA	SATA B D2R N	23 45
	SATA_RBIAS	SATA 558		SATA RBIAS	45
	HDA_BIT_CLK	HDA 558	HDA	HDA BIT_CLK	23 98
		HDA 558	HDA	HDA BIT_CLK_R	23
	HDA_SYNC	HDA 558	HDA	HDA_SYNC	23 98
		HDA 558	HDA	HDA_SYNC_R	23
	HDA_RST_L	HDA 558	HDA	HDA_RST_L	23 98
		HDA 558	HDA	HDA_RST_L_R	23
	HDA_SDIN0	HDA 558	HDA	HDA_SDIN0	23 98
		HDA 558	HDA	HDA_SDIN_CODEC	
	HDA_SDOUT	HDA 558	HDA	HDA_SDOUT	23 98
		HDA 558	HDA	HDA_SDOUT_R	23
	USB_EXTN	USB 90D	USB	USB_EXTN_P	24 46
		USB 90D	USB	USB_EXTN_N	24 46
		USB 90D	USB	USB_EXTN_MIXED_P	
		USB 90D	USB	USB_EXTN_MIXED_N	
	USB_MINI	USB 90D	USB	USB_MINI_P	24 34
		USB 90D	USB	USB_MINI_N	24 34
		USB 90D	USB	USB_EXTDP	24 46
		USB 90D	USB	USB_EXTDP_N	24 46
	USB_CAMERA	USB 90D	USB	USB_CAMERA_P	7 24 47
		USB 90D	USB	USB_CAMERA_N	7 24 47
	USB_BT	USB 90D	USB	USB_BT_P	7 24 47
		USB 90D	USB	USB_BT_N	7 24 47
		USB 90D	USB	USB_TPDP	24 47
		USB 90D	USB	USB_TPDP_N	24 47
	USB_IR	USB 90D	USB	USB_IR_P	7 24 47
		USB 90D	USB	USB_IR_N	24 47
	USB_EXTR	USB 90D	USB	USB_EXTR_P	24 46
		USB 90D	USB	USB_EXTR_N	24 46
		USB 90D	USB	USB_EXCARD_P	24 47
		USB 90D	USB	USB_EXCARD_N	24 47
	USB_EXTC	USB 90D	USB	USB_EXTC_P	24 46
		USB 90D	USB	USB_EXTC_N	24 46
	USB_RBIAS	USB 60S		USB RBIAS	24
	SMB_SR_SCL	SMB 558	SMB	SMB_CLK	25 52
	SMB_SR_SDA	SMB 558	SMB	SMB_DATA	25 52
	SMB_SR_MR_SCL	SMB 558	SMB	SMB_ME_CLK	25 52
	SMB_SR_MR_SDA	SMB 558	SMB	SMB_ME_DATA	25 52
	SPI_SCLK	SPI 558	SPI	SPI_SCLK_R	24 61
		SPI 558	SPI	SPI_SCLK	7 61
		SPI 558	SPI	SPI_A_SCLK_R	
		SPI 558	SPI	SPI_B_SCLK_R	
	SPI_SI	SPI 558	SPI	SPI_SI_R	24 61
		SPI 558	SPI	SPI_SI	
		SPI 558	SPI	SPI_A_SI_R	61
		SPI 558	SPI	SPI_B_SI_R	
	SPI_SO	SPI 558	SPI	SPI_SO	7 24 61
		SPI 558	SPI	SPI_A_SO_R	7 61
		SPI 558	SPI	SPI_B_SO	
		SPI 558	SPI	SPI_B_SO_R	
	SPI_CE_L0	SPI 558	SPI	SPI_CE_R_L<0>	24 61
		SPI 558	SPI	SPI_CE_L<0>	7 61
	SPI_CE_L1	SPI 558	SPI	SPI_CE_R_L<1>	
		SPI 558	SPI	SPI_CE_L<1>	

SB Constraints (1 of 2)

SYNC_MASTER=T9_MLB	SYNC_DATE=09/27/2006
--------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-7228	REV. 34
SCALE NONE	SHT 103	OF 118

PCI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	*	*	STANDARD

CHANGED TO 0.1MM SPACING AS THERE ARE NO PCI DEVICES

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLINK_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK	*	*	SPACING_0.18MM
CLINK_VREF	*	*	SPACING_0.3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_12MIL	*	=STANDARD	0.3 MM	0.125 MM	7.5 MM	=STANDARD	=STANDARD

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	*	SPACING_0.5MM
ENET_MDI	ENET_MDI_TERM	*	SPACING_0.2MM

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

[illegible]

SB Constraints (2 of 2)

```
SYNC_MASTER=(MASTER)
```

SYNC_DATE=(10/02/2006)	7
------------------------	---

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WH

	SIZE	DRAWING NUMBER
--	------	----------------



APPLE COMPUTER INC.

SIZE

D

ING NUMBER

051-7228

34

SCALE	
-------	--

NONE

SHT 10

10

11

11

8

7

6

5

4

3

2

1

8			7			6			5			4			3			2			1								
Clock Signal Constraints																													
NET_PHYSICAL_TYPE			AREA_TYPE			PHYSICAL_RULE_SET			NET_SPACING_TYPE1			NET_SPACING_TYPE2			AREA_TYPE			SPACING_RULE_SET											
CLK_FSB_100D			*			100_OHM_DIFF			CLK_FSB			*			*			CLK_SPACING_0.6MM											
CLK_PCIE_100D			*			100_OHM_DIFF			CLK_PCIE			*			*			CLK_SPACING_0.5MM											
CLK_MED_55S			*			55_OHM_SE			CLK_MED			*			*			CLK_SPACING_0.5MM											
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6																													
Clock Net Properties																													
ELECTRICAL_CONSTRAINT_SET						NET_TYPE						PHYSICAL						SPACING											
CK505_CPU						CLK_FSB_100D						CLK_FSB						CK505_CPU0_P						29 30					
CK505_CPU						CLK_FSB_100D						CLK_FSB						CK505_CPU0_N						29 30					
CK505_NB						CLK_FSB_100D						CLK_FSB						CK505_CPU1_P						29 30					
CK505_NB						CLK_FSB_100D						CLK_FSB						CK505_CPU1_N						29 30					
CK505_ITP						CLK_FSB_100D						CLK_FSB						CK505_CPU2_ITP_SRC10_P						29 30					
CK505_ITP						CLK_FSB_100D						CLK_FSB						CK505_CPU2_ITP_SRC10_N						29 30					
CK505_PCIF0						CLK_MED_55S						CLK_MED						CK505_PCIF0_CLK_ITPEN						29 30					
CK505_PCIF1						CLK_MED_55S						CLK_MED						CK505_PCIF1_CLK						29 30					
						CLK_MED_55S						CLK_MED						CK505_PCI1_CLK						29 30					
						CLK_MED_55S						CLK_MED						CK505_PCI2_CLK						29 30					
CK505_PCT3						CLK_MED_55S						CLK_MED						CK505_PCI3_CLK						29 30					
						CLK_MED_55S						CLK_MED						CK505_PCI4_CLK						29 30					
CK505_PCT5						CLK_MED_55S						CLK_MED						CK505_PCT5_CLK_FCTSEL						29 30					
(CPU_BSEL0)						CLK_MED_55S						CLK_MED						CK505_48M_FSA						29 30					
(CPU_BSEL2)						CLK_MED_55S						CLK_MED						CK505_REF0_FSC						29 30					
						CLK_PCIE_100D						CLK_PCIE						CK505_DOT96_27M_P						29 30					
						CLK_PCIE_100D						CLK_PCIE						CK505_DOT96_27M_N						29 30					
						CLK_PCIE_100D						CLK_PCIE						CK505_LVDS_P						29 30					
						CLK_PCIE_100D						CLK_PCIE						CK505_LVDS_N						29 30					
CK505_SRC1						CLK_PCIE_100D						CLK_PCIE						CK505_SRC1_P						29 30					
						CLK_PCIE_100D						CLK_PCIE						CK505_SRC1_N						29 30					
CK505_SRC2						CLK_PCIE_100D						CLK_PCIE						CK505_SRC2_P						29 30					
						CLK_PCIE_100D						CLK_PCIE						CK505_SRC2_N						29 30					
CK505_SRC3						CLK_PCIE_100D						CLK_PCIE						CK505_SRC3_P						29 30					
						CLK_PCIE_100D						CLK_PCIE						CK505_SRC3_N						29 30					
CK505_SRC4						CLK_PCIE_100D						CLK_PCIE						CK505_SRC4_P						29 30					
						CLK_PCIE_100D						CLK_PCIE						CK505_SRC4_N						29 30					
CK505_SRC5						CLK_PCIE_100D						CLK_PCIE						CK505_SRC5_P						29 30					
						CLK_PCIE_100D						CLK_PCIE						CK505_SRC5_N						29 30					
CK505_SRC6						CLK_PCIE_100D						CLK_PCIE						CK505_SRC6_P						29 30					
						CLK_PCIE_100D						CLK_PCIE						CK505_SRC6_N						29 30					
CK505_SRC7						CLK_PCIE_100D						CLK_PCIE						CK505_SRC7_P						29 30					
						CLK_PCIE_100D						CLK_PCIE						CK505_SRC7_N						29 30					
CK505_SRC8						CLK_PCIE_100D						CLK_PCIE						CK505_SRC8_P						29 30					
						CLK_PCIE_100D						CLK_PCIE						CK505_SRC8_N						29 30					
(CK505_CPU)						CLK_FSB_100D						CLK_FSB						FSB_CLK_CPU_P						7 10 30					
(CK505_CPU)						CLK_FSB_100D						CLK_FSB						FSB_CLK_CPU_N						7 10 30					
(CK505_NB)						CLK_FSB_100D						CLK_FSB						FSB_CLK_NB_P						7 14 30					
(CK505_NB)						CLK_FSB_100D						CLK_FSB						FSB_CLK_NB_N						7 14 30					
(CK505_ITP)						CLK_FSB_100D						CLK_FSB						XDP_CLK_P						13 30 100					
(CK505_ITP)						CLK_FSB_100D						CLK_FSB						XDP_CLK_N						13 30 100					
(CK505_PCIF0)						CLK_MED_55S						CLK_MED						PCI_CLK33M_LPCPLUS						7 30 51					
(CK505_PCIF1)						CLK_MED_55S						CLK_MED						PCI_CLK33M_SB						7 24 30					
(CK505_PCT2)						CLK_MED_55S						CLK_MED						PCI_CLK33M_TPM											
(CK505_PCT3)						CLK_MED_55S						CLK_MED						PCI_CLK33M_SMC						7 30 49					
																		CK505_PCI4 is project-specific											
																		CK505_PCI5 is project-specific											
(CPU_BSEL0)						CLK_MED_55S						CLK_MED						SB_CLK48M_USBCTRL						7 25 30					
(CPU_BSEL2)						CLK_MED_55S						CLK_MED						SB_CLK14P3M_TIMER						7 25 30					
(CPU_BSEL0)						CLK_MED_55S						CLK_MED						CK505_FSA						30					
(CPU_BSEL2)						CLK_MED_55S						CLK_MED						CK505_FSC						30					
(CK505_SRC1)						CLK_PCIE_100D						CLK_PCIE						GPU_CLK100M_PCIE_P						30 85					
(CK505_SRC1)						CLK_PCIE_100D						CLK_PCIE						GPU_CLK100M_PCIE_N						30 85					
(CK505_SRC2)						CLK_PCIE_100D						CLK_PCIE						SB_CLK100M_DMI_P						7 24 30					
(CK505_SRC2)						CLK_PCIE_100D						CLK_PCIE						SB_CLK100M_DMI_N						7 24 30					
(CK505_SRC3)						CLK_PCIE_100D						CLK_PCIE						PCIE_CLK100M_FW_P						7 30 40					
(CK505_SRC3)						CLK_PCIE_100D						CLK_PCIE						PCIE_CLK100M_FW_N						7 30 40					
(CK505_SRC4)						CLK_PCIE_100D						CLK_PCIE						SB_CLK100M_SATA_P						7 23 30					
(CK505_SRC4)						CLK_PCIE_100D						CLK_PCIE						SB_CLK100M_SATA_N						7 23 30					
(CK505_SRC5)						CLK_PCIE_100D						CLK_PCIE						NB_CLK100M_PCIE_P						7 16 30					
(CK505_SRC5)						CLK_PCIE_100D						CLK_PCIE						NB_CLK100M_PCIE_N						7 16 30					
(CK505_SRC6)						CLK_PCIE_100D						CLK_PCIE						PCIE_CLK100M_MINI_P						30 34					
(CK505_SRC6)						CLK_PCIE_100D						CLK_PCIE						PCIE_CLK100M_MINI_N						30 34					
(CK505_SRC8)						CLK_PCIE_100D						CLK_PCIE						PCIE_CLK100M_ENET_P						7 30 37					
(CK505_SRC8)						CLK_PCIE_100D						CLK_PCIE						PCIE_CLK100M_ENET_N						7 30 37					
Clock Constraints																													
SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006																													
NOTICE OF PROPRIETARY PROPERTY																													
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																													
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																													
II NOT TO REPRODUCE OR COPY IT																													
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																													
APPLE COMPUTER INC.												D		051-7228				34											
SCALE NONE												SHT 105		OF 118															

Clock Constraints

SYNC_MASTER=TS_MLB

SYNC_DATE=09/27/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Preliminary

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																					
<table><tr><td>SPACING_RULE_SET</td><td>LAYER</td><td>LINE-TO-LINE SPACING</td><td>WEIGHT</td></tr><tr><td>GND</td><td>*</td><td>=STANDARD</td><td>900</td></tr><tr><td>PWR</td><td>*</td><td>=STANDARD</td><td>900</td></tr></table>		SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	GND	*	=STANDARD	900	PWR	*	=STANDARD	900	<table><tr><td>SPACING_RULE_SET</td><td>LAYER</td><td>LINE-TO-LINE SPACING</td><td>WEIGHT</td></tr><tr><td>GND_P2MM</td><td>*</td><td>0.20 MM</td><td>1000</td></tr><tr><td>PWR_P2MM</td><td>*</td><td>0.20 MM</td><td>1000</td></tr></table>		SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	GND_P2MM	*	0.20 MM	1000	PWR_P2MM	*	0.20 MM	1000																																																																																																																																																																																																																																																																																																																																																																																																	
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																									
GND	*	=STANDARD	900																																																																																																																																																																																																																																																																																																																																																																																																																									
PWR	*	=STANDARD	900																																																																																																																																																																																																																																																																																																																																																																																																																									
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																									
GND_P2MM	*	0.20 MM	1000																																																																																																																																																																																																																																																																																																																																																																																																																									
PWR_P2MM	*	0.20 MM	1000																																																																																																																																																																																																																																																																																																																																																																																																																									
<table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>MEM_CLK</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_CMD</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_CTRL</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_DATA</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_DQS</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_CLK</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>MEM_CMD</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>MEM_CTRL</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>MEM_DATA</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>MEM_DQS</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr></table>		NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CLK	GND	*	GND_P2MM	MEM_CMD	GND	*	GND_P2MM	MEM_CTRL	GND	*	GND_P2MM	MEM_DATA	GND	*	GND_P2MM	MEM_DQS	GND	*	GND_P2MM	MEM_CLK	PWR	*	PWR_P2MM	MEM_CMD	PWR	*	PWR_P2MM	MEM_CTRL	PWR	*	PWR_P2MM	MEM_DATA	PWR	*	PWR_P2MM	MEM_DQS	PWR	*	PWR_P2MM	<table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>CLK_FSB</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>CPU_COMP</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>CPU_GTLREF</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>CPU_VCCSENSE</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>FSB_DSTB</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr></table>		NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CLK_FSB	GND	*	GND_P2MM	CPU_COMP	GND	*	GND_P2MM	CPU_GTLREF	GND	*	GND_P2MM	CPU_VCCSENSE	GND	*	GND_P2MM	FSB_DSTB	GND	*	GND_P2MM	<table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>PCIE</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>SATA</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>USB</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>CLK_PCIE</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>DMI</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>SATA</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>USB</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr></table>		NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	PCIE	GND	*	GND_P2MM	SATA	GND	*	GND_P2MM	USB	GND	*	GND_P2MM	CLK_PCIE	PWR	*	PWR_P2MM	DMI	PWR	*	PWR_P2MM	SATA	PWR	*	PWR_P2MM	USB	PWR	*	PWR_P2MM	<table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>LVDS</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr></table>		NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	LVDS	GND	*	GND_P2MM	<table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>CLK_PCIE</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr></table>		NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CLK_PCIE	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																															
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_CLK	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_CMD	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_CTRL	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_DATA	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_DQS	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_CLK	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_CMD	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_CTRL	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_DATA	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_DQS	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																									
CLK_FSB	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_COMP	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_GTLREF	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU_VCCSENSE	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
FSB_DSTB	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																									
PCIE	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
SATA	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
USB	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
CLK_PCIE	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
DMI	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
SATA	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
USB	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																									
LVDS	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																									
CLK_PCIE	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
<table><tr><td>NET_PHYSICAL_TYPE</td><td>AREA_TYPE</td><td>PHYSICAL_RULE_SET</td></tr><tr><td>THERM_DIFF</td><td>*</td><td>1:1_DIFFPAIR</td></tr></table>		NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	THERM_DIFF	*	1:1_DIFFPAIR	<table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>THERMAL</td><td>*</td><td>*</td><td>SPACING_0.4MM</td></tr><tr><td>SWITCHNODE</td><td>*</td><td>*</td><td>SWITCHNODE</td></tr><tr><td>THERMAL</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>THERMAL</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>SMS</td><td>*</td><td>*</td><td>SPACING_0.3MM</td></tr></table>		NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	THERMAL	*	*	SPACING_0.4MM	SWITCHNODE	*	*	SWITCHNODE	THERMAL	PWR	*	PWR_P2MM	THERMAL	GND	*	GND_P2MM	SMS	*	*	SPACING_0.3MM																																																																																																																																																																																																																																																																																																																																																																																											
NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																										
THERM_DIFF	*	1:1_DIFFPAIR																																																																																																																																																																																																																																																																																																																																																																																																																										
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																									
THERMAL	*	*	SPACING_0.4MM																																																																																																																																																																																																																																																																																																																																																																																																																									
SWITCHNODE	*	*	SWITCHNODE																																																																																																																																																																																																																																																																																																																																																																																																																									
THERMAL	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
THERMAL	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
SMS	*	*	SPACING_0.3MM																																																																																																																																																																																																																																																																																																																																																																																																																									
<div>M72/M78 SPECIFIC NET PROPERTIES</div> <table><tr><th rowspan="2">ELECTRICAL_CONSTRAINT_SET</th><th colspan="2">NET_TYPE</th><th rowspan="2"></th><th rowspan="2"></th></tr><tr><th>PHYSICAL</th><th>SPACING</th></tr><tr><td>TMDS_DATA</td><td>TMDS_100n</td><td>TMDS</td><td>TMDS DATA P<3..0></td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS_100n</td><td>TMDS</td><td>TMDS DATA N<3..0></td><td>85 94</td></tr><tr><td>TMDS_CLK</td><td>TMDS_100n</td><td>TMDS</td><td>TMDS CLK P</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS_100n</td><td>TMDS</td><td>TMDS CLK N</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN DP<3..0></td><td>94</td></tr><tr><td>TMDS_100n</td><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN DN<3..0></td><td>94</td></tr><tr><td>TMDS_100n</td><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN CLKP</td><td>94</td></tr><tr><td>TMDS_100n</td><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN CLKN</td><td>94</td></tr><tr><td>(USB_EXT_A)</td><td>USR_90n</td><td>USR</td><td>USB PORT0 P</td><td>46</td></tr><tr><td>(USB_EXT_A)</td><td>USR_90n</td><td>USR</td><td>USB PORT0 N</td><td>46</td></tr><tr><td>(USB_EXTB)</td><td>USR_90n</td><td>USR</td><td>USB PORT1 P</td><td>46</td></tr><tr><td>(USB_EXTB)</td><td>USR_90n</td><td>USR</td><td>USB PORT1 N</td><td>46</td></tr><tr><td>(USB_EXTC)</td><td>USR_90n</td><td>USR</td><td>USB PORT2 P</td><td>46</td></tr><tr><td>(USB_EXTC)</td><td>USR_90n</td><td>USR</td><td>USB PORT2 N</td><td>46</td></tr><tr><td>(USB_EXTD)</td><td>USR_90n</td><td>USR</td><td>USB C MUXED P</td><td>46</td></tr><tr><td>(USB_EXTD)</td><td>USR_90n</td><td>USR</td><td>USB C MUXED N</td><td>46</td></tr><tr><td>(USB_CAMERA)</td><td>USR_90n</td><td>USR</td><td>USB CAMERA L P</td><td>47</td></tr><tr><td>(USB_CAMERA)</td><td>USR_90n</td><td>USR</td><td>USB CAMERA L N</td><td>47</td></tr><tr><td>(USB_IR)</td><td>USR_90n</td><td>USR</td><td>USB IR L P</td><td>47 58</td></tr><tr><td>(USB_IR)</td><td>USR_90n</td><td>USR</td><td>USB IR L N</td><td>47 58</td></tr><tr><td>LVDS_A_CLK</td><td>LVDS_100n</td><td>LVDS</td><td>LVDS L CLK P</td><td>85 90</td></tr><tr><td>LVDS_A_CLK</td><td>LVDS_100n</td><td>LVDS</td><td>LVDS L CLK N</td><td>85 90</td></tr><tr><td>LVDS_A_DATA</td><td>LVDS_100n</td><td>LVDS</td><td>LVDS L DATA P<3..0></td><td>85 90</td></tr><tr><td>LVDS_A_DATA</td><td>LVDS_100n</td><td>LVDS</td><td>LVDS L DATA N<3..0></td><td>85 90</td></tr><tr><td>LVDS_B_CLK</td><td>LVDS_100n</td><td>LVDS</td><td>LVDS U CLK P</td><td>85 90</td></tr><tr><td>LVDS_B_CLK</td><td>LVDS_100n</td><td>LVDS</td><td>LVDS U CLK N</td><td>85 90</td></tr><tr><td>LVDS_B_DATA</td><td>LVDS_100n</td><td>LVDS</td><td>LVDS U DATA P<3..0></td><td>85 90</td></tr><tr><td>LVDS_B_DATA</td><td>LVDS_100n</td><td>LVDS</td><td>LVDS U DATA N<3..0></td><td>85 90</td></tr><tr><td>PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE FW R2D N</td><td>7 40</td></tr><tr><td>PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE FW R2D P</td><td>7 40</td></tr><tr><td>PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE FW D2R C N</td><td>40</td></tr><tr><td>PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE FW D2R C P</td><td>40</td></tr><tr><td>PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE ENET R2D P</td><td>7 37</td></tr><tr><td>PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE ENET R2D N</td><td>7 37</td></tr><tr><td>PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE ENET D2R C P</td><td>37</td></tr><tr><td>PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE ENET D2R C N</td><td>37</td></tr><tr><td>PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE MINI R2D N</td><td>34</td></tr><tr><td>PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE MINI R2D P</td><td>34</td></tr><tr><td>ENET_MDI_T</td><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P<0></td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N<0></td><td>39</td></tr><tr><td>ENET_MDI_T</td><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P<1></td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N<1></td><td>39</td></tr><tr><td>ENET_MDI_T</td><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P<2></td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N<2></td><td>39</td></tr><tr><td>ENET_MDI_T</td><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P<3></td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N<3></td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI R P<0></td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI R N<0></td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI R P<1></td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI R N<1></td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI R P<2></td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI R N<2></td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI R P<3></td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI R N<3></td><td>39</td></tr><tr><td>CRT_50S</td><td>CRT</td><td>CRT</td><td>GPU_TV_COMP</td><td>85 91</td></tr><tr><td>CRT_50S</td><td>CRT</td><td>CRT</td><td>GPU_TV_C</td><td>85 91</td></tr><tr><td>CRT_50S</td><td>CRT</td><td>CRT</td><td>GPU_TV_Y</td><td>85 91</td></tr><tr><td>CRT_RED</td><td>CRT_50S</td><td>CRT</td><td>GPU_RED</td><td>85 91</td></tr><tr><td>CRT_GREEN</td><td>CRT_50S</td><td>CRT</td><td>GPU_GRN</td><td>85 91</td></tr><tr><td>CRT_BLUE</td><td>CRT_50S</td><td>CRT</td><td>GPU_BLU</td><td>85 91</td></tr><tr><td>(CRT_SYNC)</td><td>CRT_55S</td><td>CRT_SYNC</td><td>GPU_H2SYNC</td><td>85 91</td></tr><tr><td>(CRT_SYNC)</td><td>CRT_55S</td><td>CRT_SYNC</td><td>GPU_V2SYNC</td><td>85 91</td></tr><tr><td>CRT_SYNC</td><td>CRT_55S</td><td>CRT_SYNC</td><td>VGA_HSYNC</td><td>91 94</td></tr><tr><td>CRT_SYNC</td><td>CRT_55S</td><td>CRT_SYNC</td><td>VGA_VSYNC</td><td>91 94</td></tr><tr><td>(CRT_SYNC)</td><td>CRT_55S</td><td>CRT_SYNC</td><td>GPU_BUF_HSYNC</td><td>91 94</td></tr><tr><td>(CRT_SYNC)</td><td>CRT_55S</td><td>CRT_SYNC</td><td>GPU_BUF_VSYNC</td><td>91 94</td></tr><tr><td>CRT_50S</td><td>CRT</td><td>CRT</td><td>VIDEO_MUX_RED</td><td>91</td></tr><tr><td>CRT_50S</td><td>CRT</td><td>CRT</td><td>VIDEO_MUX_GRN</td><td>91</td></tr><tr><td>CRT_50S</td><td>CRT</td><td>CRT</td><td>VIDEO_MUX_BLU</td><td>91</td></tr><tr><td>CRT_55S</td><td>CRT</td><td>CRT</td><td>VGA_RED</td><td>91 94</td></tr><tr><td>CRT_55S</td><td>CRT</td><td>CRT</td><td>VGA_GRN</td><td>91 94</td></tr><tr><td>CRT_55S</td><td>CRT</td><td>CRT</td><td>VGA_BLU</td><td>91 94</td></tr><tr><td>THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>HDD_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>HDD_THRMD_N</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>ODD_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>ODD_THRMD_N</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>CPU_THRMD_P</td><td>10 55</td></tr><tr><td>THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>CPU_THRMD_N</td><td>10 55</td></tr><tr><td>THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>GPU_HSK_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>GPU_HSK_THRMD_N</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>CPU_HSK_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>CPU_HSK_THRMD_N</td><td>55</td></tr></table>								ELECTRICAL_CONSTRAINT_SET	NET_TYPE				PHYSICAL	SPACING	TMDS_DATA	TMDS_100n	TMDS	TMDS DATA P<3..0>	85 94	TMDS_100n	TMDS_100n	TMDS	TMDS DATA N<3..0>	85 94	TMDS_CLK	TMDS_100n	TMDS	TMDS CLK P	85 94	TMDS_100n	TMDS_100n	TMDS	TMDS CLK N	85 94	TMDS_100n	TMDS_100n	TMDS	TMDS CONN DP<3..0>	94	TMDS_100n	TMDS_100n	TMDS	TMDS CONN DN<3..0>	94	TMDS_100n	TMDS_100n	TMDS	TMDS CONN CLKP	94	TMDS_100n	TMDS_100n	TMDS	TMDS CONN CLKN	94	(USB_EXT_A)	USR_90n	USR	USB PORT0 P	46	(USB_EXT_A)	USR_90n	USR	USB PORT0 N	46	(USB_EXTB)	USR_90n	USR	USB PORT1 P	46	(USB_EXTB)	USR_90n	USR	USB PORT1 N	46	(USB_EXTC)	USR_90n	USR	USB PORT2 P	46	(USB_EXTC)	USR_90n	USR	USB PORT2 N	46	(USB_EXTD)	USR_90n	USR	USB C MUXED P	46	(USB_EXTD)	USR_90n	USR	USB C MUXED N	46	(USB_CAMERA)	USR_90n	USR	USB CAMERA L P	47	(USB_CAMERA)	USR_90n	USR	USB CAMERA L N	47	(USB_IR)	USR_90n	USR	USB IR L P	47 58	(USB_IR)	USR_90n	USR	USB IR L N	47 58	LVDS_A_CLK	LVDS_100n	LVDS	LVDS L CLK P	85 90	LVDS_A_CLK	LVDS_100n	LVDS	LVDS L CLK N	85 90	LVDS_A_DATA	LVDS_100n	LVDS	LVDS L DATA P<3..0>	85 90	LVDS_A_DATA	LVDS_100n	LVDS	LVDS L DATA N<3..0>	85 90	LVDS_B_CLK	LVDS_100n	LVDS	LVDS U CLK P	85 90	LVDS_B_CLK	LVDS_100n	LVDS	LVDS U CLK N	85 90	LVDS_B_DATA	LVDS_100n	LVDS	LVDS U DATA P<3..0>	85 90	LVDS_B_DATA	LVDS_100n	LVDS	LVDS U DATA N<3..0>	85 90	PCIE_100n	PCIE	PCIE	PCIE FW R2D N	7 40	PCIE_100n	PCIE	PCIE	PCIE FW R2D P	7 40	PCIE_100n	PCIE	PCIE	PCIE FW D2R C N	40	PCIE_100n	PCIE	PCIE	PCIE FW D2R C P	40	PCIE_100n	PCIE	PCIE	PCIE ENET R2D P	7 37	PCIE_100n	PCIE	PCIE	PCIE ENET R2D N	7 37	PCIE_100n	PCIE	PCIE	PCIE ENET D2R C P	37	PCIE_100n	PCIE	PCIE	PCIE ENET D2R C N	37	PCIE_100n	PCIE	PCIE	PCIE MINI R2D N	34	PCIE_100n	PCIE	PCIE	PCIE MINI R2D P	34	ENET_MDI_T	ENET_100n	ENET_MDI	ENET MDI T P<0>	39	ENET_100n	ENET_MDI	ENET MDI T N<0>	39	ENET_MDI_T	ENET_100n	ENET_MDI	ENET MDI T P<1>	39	ENET_100n	ENET_MDI	ENET MDI T N<1>	39	ENET_MDI_T	ENET_100n	ENET_MDI	ENET MDI T P<2>	39	ENET_100n	ENET_MDI	ENET MDI T N<2>	39	ENET_MDI_T	ENET_100n	ENET_MDI	ENET MDI T P<3>	39	ENET_100n	ENET_MDI	ENET MDI T N<3>	39	ENET_100n	ENET_MDI	ENET MDI R P<0>	39	ENET_100n	ENET_MDI	ENET MDI R N<0>	39	ENET_100n	ENET_MDI	ENET MDI R P<1>	39	ENET_100n	ENET_MDI	ENET MDI R N<1>	39	ENET_100n	ENET_MDI	ENET MDI R P<2>	39	ENET_100n	ENET_MDI	ENET MDI R N<2>	39	ENET_100n	ENET_MDI	ENET MDI R P<3>	39	ENET_100n	ENET_MDI	ENET MDI R N<3>	39	CRT_50S	CRT	CRT	GPU_TV_COMP	85 91	CRT_50S	CRT	CRT	GPU_TV_C	85 91	CRT_50S	CRT	CRT	GPU_TV_Y	85 91	CRT_RED	CRT_50S	CRT	GPU_RED	85 91	CRT_GREEN	CRT_50S	CRT	GPU_GRN	85 91	CRT_BLUE	CRT_50S	CRT	GPU_BLU	85 91	(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_H2SYNC	85 91	(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_V2SYNC	85 91	CRT_SYNC	CRT_55S	CRT_SYNC	VGA_HSYNC	91 94	CRT_SYNC	CRT_55S	CRT_SYNC	VGA_VSYNC	91 94	(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_HSYNC	91 94	(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_VSYNC	91 94	CRT_50S	CRT	CRT	VIDEO_MUX_RED	91	CRT_50S	CRT	CRT	VIDEO_MUX_GRN	91	CRT_50S	CRT	CRT	VIDEO_MUX_BLU	91	CRT_55S	CRT	CRT	VGA_RED	91 94	CRT_55S	CRT	CRT	VGA_GRN	91 94	CRT_55S	CRT	CRT	VGA_BLU	91 94	THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_P	55	THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_N	55	THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_P	55	THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_N	55	THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_P	10 55	THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_N	10 55	THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P	55	THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N	55	THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_P	55	THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_N	55
ELECTRICAL_CONSTRAINT_SET	NET_TYPE																																																																																																																																																																																																																																																																																																																																																																																																																											
	PHYSICAL	SPACING																																																																																																																																																																																																																																																																																																																																																																																																																										
TMDS_DATA	TMDS_100n	TMDS	TMDS DATA P<3..0>	85 94																																																																																																																																																																																																																																																																																																																																																																																																																								
TMDS_100n	TMDS_100n	TMDS	TMDS DATA N<3..0>	85 94																																																																																																																																																																																																																																																																																																																																																																																																																								
TMDS_CLK	TMDS_100n	TMDS	TMDS CLK P	85 94																																																																																																																																																																																																																																																																																																																																																																																																																								
TMDS_100n	TMDS_100n	TMDS	TMDS CLK N	85 94																																																																																																																																																																																																																																																																																																																																																																																																																								
TMDS_100n	TMDS_100n	TMDS	TMDS CONN DP<3..0>	94																																																																																																																																																																																																																																																																																																																																																																																																																								
TMDS_100n	TMDS_100n	TMDS	TMDS CONN DN<3..0>	94																																																																																																																																																																																																																																																																																																																																																																																																																								
TMDS_100n	TMDS_100n	TMDS	TMDS CONN CLKP	94																																																																																																																																																																																																																																																																																																																																																																																																																								
TMDS_100n	TMDS_100n	TMDS	TMDS CONN CLKN	94																																																																																																																																																																																																																																																																																																																																																																																																																								
(USB_EXT_A)	USR_90n	USR	USB PORT0 P	46																																																																																																																																																																																																																																																																																																																																																																																																																								
(USB_EXT_A)	USR_90n	USR	USB PORT0 N	46																																																																																																																																																																																																																																																																																																																																																																																																																								
(USB_EXTB)	USR_90n	USR	USB PORT1 P	46																																																																																																																																																																																																																																																																																																																																																																																																																								
(USB_EXTB)	USR_90n	USR	USB PORT1 N	46																																																																																																																																																																																																																																																																																																																																																																																																																								
(USB_EXTC)	USR_90n	USR	USB PORT2 P	46																																																																																																																																																																																																																																																																																																																																																																																																																								
(USB_EXTC)	USR_90n	USR	USB PORT2 N	46																																																																																																																																																																																																																																																																																																																																																																																																																								
(USB_EXTD)	USR_90n	USR	USB C MUXED P	46																																																																																																																																																																																																																																																																																																																																																																																																																								
(USB_EXTD)	USR_90n	USR	USB C MUXED N	46																																																																																																																																																																																																																																																																																																																																																																																																																								
(USB_CAMERA)	USR_90n	USR	USB CAMERA L P	47																																																																																																																																																																																																																																																																																																																																																																																																																								
(USB_CAMERA)	USR_90n	USR	USB CAMERA L N	47																																																																																																																																																																																																																																																																																																																																																																																																																								
(USB_IR)	USR_90n	USR	USB IR L P	47 58																																																																																																																																																																																																																																																																																																																																																																																																																								
(USB_IR)	USR_90n	USR	USB IR L N	47 58																																																																																																																																																																																																																																																																																																																																																																																																																								
LVDS_A_CLK	LVDS_100n	LVDS	LVDS L CLK P	85 90																																																																																																																																																																																																																																																																																																																																																																																																																								
LVDS_A_CLK	LVDS_100n	LVDS	LVDS L CLK N	85 90																																																																																																																																																																																																																																																																																																																																																																																																																								
LVDS_A_DATA	LVDS_100n	LVDS	LVDS L DATA P<3..0>	85 90																																																																																																																																																																																																																																																																																																																																																																																																																								
LVDS_A_DATA	LVDS_100n	LVDS	LVDS L DATA N<3..0>	85 90																																																																																																																																																																																																																																																																																																																																																																																																																								
LVDS_B_CLK	LVDS_100n	LVDS	LVDS U CLK P	85 90																																																																																																																																																																																																																																																																																																																																																																																																																								
LVDS_B_CLK	LVDS_100n	LVDS	LVDS U CLK N	85 90																																																																																																																																																																																																																																																																																																																																																																																																																								
LVDS_B_DATA	LVDS_100n	LVDS	LVDS U DATA P<3..0>	85 90																																																																																																																																																																																																																																																																																																																																																																																																																								
LVDS_B_DATA	LVDS_100n	LVDS	LVDS U DATA N<3..0>	85 90																																																																																																																																																																																																																																																																																																																																																																																																																								
PCIE_100n	PCIE	PCIE	PCIE FW R2D N	7 40																																																																																																																																																																																																																																																																																																																																																																																																																								
PCIE_100n	PCIE	PCIE	PCIE FW R2D P	7 40																																																																																																																																																																																																																																																																																																																																																																																																																								
PCIE_100n	PCIE	PCIE	PCIE FW D2R C N	40																																																																																																																																																																																																																																																																																																																																																																																																																								
PCIE_100n	PCIE	PCIE	PCIE FW D2R C P	40																																																																																																																																																																																																																																																																																																																																																																																																																								
PCIE_100n	PCIE	PCIE	PCIE ENET R2D P	7 37																																																																																																																																																																																																																																																																																																																																																																																																																								
PCIE_100n	PCIE	PCIE	PCIE ENET R2D N	7 37																																																																																																																																																																																																																																																																																																																																																																																																																								
PCIE_100n	PCIE	PCIE	PCIE ENET D2R C P	37																																																																																																																																																																																																																																																																																																																																																																																																																								
PCIE_100n	PCIE	PCIE	PCIE ENET D2R C N	37																																																																																																																																																																																																																																																																																																																																																																																																																								
PCIE_100n	PCIE	PCIE	PCIE MINI R2D N	34																																																																																																																																																																																																																																																																																																																																																																																																																								
PCIE_100n	PCIE	PCIE	PCIE MINI R2D P	34																																																																																																																																																																																																																																																																																																																																																																																																																								
ENET_MDI_T	ENET_100n	ENET_MDI	ENET MDI T P<0>	39																																																																																																																																																																																																																																																																																																																																																																																																																								
ENET_100n	ENET_MDI	ENET MDI T N<0>	39																																																																																																																																																																																																																																																																																																																																																																																																																									
ENET_MDI_T	ENET_100n	ENET_MDI	ENET MDI T P<1>	39																																																																																																																																																																																																																																																																																																																																																																																																																								
ENET_100n	ENET_MDI	ENET MDI T N<1>	39																																																																																																																																																																																																																																																																																																																																																																																																																									
ENET_MDI_T	ENET_100n	ENET_MDI	ENET MDI T P<2>	39																																																																																																																																																																																																																																																																																																																																																																																																																								
ENET_100n	ENET_MDI	ENET MDI T N<2>	39																																																																																																																																																																																																																																																																																																																																																																																																																									
ENET_MDI_T	ENET_100n	ENET_MDI	ENET MDI T P<3>	39																																																																																																																																																																																																																																																																																																																																																																																																																								
ENET_100n	ENET_MDI	ENET MDI T N<3>	39																																																																																																																																																																																																																																																																																																																																																																																																																									
ENET_100n	ENET_MDI	ENET MDI R P<0>	39																																																																																																																																																																																																																																																																																																																																																																																																																									
ENET_100n	ENET_MDI	ENET MDI R N<0>	39																																																																																																																																																																																																																																																																																																																																																																																																																									
ENET_100n	ENET_MDI	ENET MDI R P<1>	39																																																																																																																																																																																																																																																																																																																																																																																																																									
ENET_100n	ENET_MDI	ENET MDI R N<1>	39																																																																																																																																																																																																																																																																																																																																																																																																																									
ENET_100n	ENET_MDI	ENET MDI R P<2>	39																																																																																																																																																																																																																																																																																																																																																																																																																									
ENET_100n	ENET_MDI	ENET MDI R N<2>	39																																																																																																																																																																																																																																																																																																																																																																																																																									
ENET_100n	ENET_MDI	ENET MDI R P<3>	39																																																																																																																																																																																																																																																																																																																																																																																																																									
ENET_100n	ENET_MDI	ENET MDI R N<3>	39																																																																																																																																																																																																																																																																																																																																																																																																																									
CRT_50S	CRT	CRT	GPU_TV_COMP	85 91																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_50S	CRT	CRT	GPU_TV_C	85 91																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_50S	CRT	CRT	GPU_TV_Y	85 91																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_RED	CRT_50S	CRT	GPU_RED	85 91																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_GREEN	CRT_50S	CRT	GPU_GRN	85 91																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_BLUE	CRT_50S	CRT	GPU_BLU	85 91																																																																																																																																																																																																																																																																																																																																																																																																																								
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_H2SYNC	85 91																																																																																																																																																																																																																																																																																																																																																																																																																								
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_V2SYNC	85 91																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_SYNC	CRT_55S	CRT_SYNC	VGA_HSYNC	91 94																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_SYNC	CRT_55S	CRT_SYNC	VGA_VSYNC	91 94																																																																																																																																																																																																																																																																																																																																																																																																																								
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_HSYNC	91 94																																																																																																																																																																																																																																																																																																																																																																																																																								
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_VSYNC	91 94																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_50S	CRT	CRT	VIDEO_MUX_RED	91																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_50S	CRT	CRT	VIDEO_MUX_GRN	91																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_50S	CRT	CRT	VIDEO_MUX_BLU	91																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_55S	CRT	CRT	VGA_RED	91 94																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_55S	CRT	CRT	VGA_GRN	91 94																																																																																																																																																																																																																																																																																																																																																																																																																								
CRT_55S	CRT	CRT	VGA_BLU	91 94																																																																																																																																																																																																																																																																																																																																																																																																																								
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_P	55																																																																																																																																																																																																																																																																																																																																																																																																																								
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_N	55																																																																																																																																																																																																																																																																																																																																																																																																																								
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_P	55																																																																																																																																																																																																																																																																																																																																																																																																																								
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_N	55																																																																																																																																																																																																																																																																																																																																																																																																																								
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_P	10 55																																																																																																																																																																																																																																																																																																																																																																																																																								
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_N	10 55																																																																																																																																																																																																																																																																																																																																																																																																																								
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P	55																																																																																																																																																																																																																																																																																																																																																																																																																								
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N	55																																																																																																																																																																																																																																																																																																																																																																																																																								
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_P	55																																																																																																																																																																																																																																																																																																																																																																																																																								
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_N	55																																																																																																																																																																																																																																																																																																																																																																																																																								
<div>M72/M78 SPECIFIC CONSTRAINTS</div> <table><tr><td colspan="2">SYNC_MASTER=T9_MLB</td><td colspan="2">SYNC_DATE=09/27/2006</td></tr><tr><td colspan="4">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="4">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="4">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="4">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="4">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr><tr><td colspan="2">APPLE COMPUTER INC.</td><td>SIZE D</td><td>DRAWING NUMBER 051-7228</td></tr><tr><td colspan="2"></td><td>SCALE NONE</td><td>SHT 108 OF 118</td></tr><tr><td colspan="2"></td><td></td><td>REV. 34</td></tr></table>								SYNC_MASTER=T9_MLB		SYNC_DATE=09/27/2006		NOTICE OF PROPRIETARY PROPERTY				THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING				I TO MAINTAIN THE DOCUMENT IN CONFIDENCE				II NOT TO REPRODUCE OR COPY IT				III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART				APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 051-7228			SCALE NONE	SHT 108 OF 118				REV. 34																																																																																																																																																																																																																																																																																																																																																																																	
SYNC_MASTER=T9_MLB		SYNC_DATE=09/27/2006																																																																																																																																																																																																																																																																																																																																																																																																																										
NOTICE OF PROPRIETARY PROPERTY																																																																																																																																																																																																																																																																																																																																																																																																																												
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																																																																																																																																																																																																																																																																																																																																																												
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																																																																																																																																																																																																																																																																																																																																																												
II NOT TO REPRODUCE OR COPY IT																																																																																																																																																																																																																																																																																																																																																																																																																												
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																																																																																																																																																																																																																																																																																																																																																												
APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 051-7228																																																																																																																																																																																																																																																																																																																																																																																																																									
		SCALE NONE	SHT 108 OF 118																																																																																																																																																																																																																																																																																																																																																																																																																									
			REV. 34																																																																																																																																																																																																																																																																																																																																																																																																																									
8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																					

8	7	6	5	4	3	2	1
M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM		MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27P4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
D							
C							
B							
A							
M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM		MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27P4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
D							
C							
B							
A							
M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM		MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27P4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
D							
C							
B							
A							
M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM		MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27P4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
D							
C							
B							
A							
M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM		MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE							

																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					</
--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

[illegible]

8				7				6				5				4				3				2				1			
D	NC_SMC_SYS_VSET			NC_SMC_SYS_VSET - @m72_lib.M72			50D3	PCI_CLK33M_LPCPLUS			PCI_CLK33M_SB	PCI_CLK33M_SMC			7D4 30A3 51C4 105C3	PEG_R2D_P<1>			84A7	PP3V3_S5_SMC_AVCC			PP3V3_S5_SMC_V5REF	PP3V3_S5_SMC_V5REF			49D3				
	ODD_PWR_EN_L			ODD_PWR_EN_L - @m72_lib.M72			24A4 24A6	PCI_CLK33M_TPM			PCI_CLK33M_TPM	PCI_C_BE_L<0>			7B8 24A6 30A3 105B3	PEG_R2D_P<2>			84A7	PP5V8G_INTVCC			PP5V8G_INTVCC	PP5V8G_INTVCC			76A2 76A6 76C3 76C6				
	ODD_RST_VSYTOL_L			ODD_RST_VSYTOL_L - @m72_lib.M72			7B3 24B6 44C6 103D3	PCI_C_BE_L<1>			PCI_C_BE_L<1>	TP_PCI_C_BE_L<0>			7C6 30A3 49C8 105B3	PEG_R2D_P<3>			84A7	PP5V8G_DDC_DIODE			PP5V8G_DDC_DIODE	PP5V8G_DDC_DIODE			94D3 94D4				
	ODD_THRMD_N			ODD_THRMD_N - @m72_lib.M72			55A5 55B6 108A3	PCI_C_BE_L<2>			PCI_C_BE_L<2>	TP_PCI_C_BE_L<1>			24B6 28B5	PEG_R2D_P<4>			84A7	PP5V8G_DDC_FUSE			PP5V8G_DDC_FUSE	PP5V8G_DDC_FUSE			94D5				
	ODD_THRMD_P			ODD_THRMD_P - @m72_lib.M72			55B5 55B6 108A3	PCI_C_BE_L<3>			PCI_C_BE_L<3>	TP_PCI_C_BE_L<2>			28B4	PEG_R2D_P<5>			84B7	PP5V8G_IMVP6_VDD			PP5V8G_IMVP6_VDD	PP5V8G_IMVP6_VDD			71D7				
	P1V8S0_EN_L			P1V8S0_EN_L - @m72_lib.M72			78A7	PCI_DEVSEL_L			PCI_DEVSEL_L	PCI_FRAME_L			104D3	PEG_R2D_P<6>			84B7	PP5V8G_S3_V5REF			PP5V8G_S3_V5REF	PP5V8G_S3_V5REF			26D6 27C7				
	P1V8S0_EN_L_RC			P1V8S0_EN_L_RC - @m72_lib.M72			78A6	PCI_FRAME_L			PCI_FRAME_L	PCI_GNT1_L			28B4	PEG_R2D_P<7>			84B7	PP5V8G_S3_BND1			PP5V8G_S3_BND1	PP5V8G_S3_BND1			77B5 47D5				
	P1V8S0_ODRV			P1V8S0_ODRV - @m72_lib.M72			78B7	PCI_GNT1_L			PCI_GNT1_L	PCI_GNT2_L			28B4 28B5	PEG_R2D_P<8>			84B7	PP5V8G_S3_V5REF_SUS			PP5V8G_S3_V5REF_SUS	PP5V8G_S3_V5REF_SUS			77D7 27D7				
	P1V8S0_SS			P1V8S0_SS - @m72_lib.M72			78B6	PCI_GNT2_L			PCI_GNT2_L	PCI_IRDY_L			28B4	PEG_R2D_P<9>			84B7	PP5V8G_USB2_PORT0			PP5V8G_USB2_PORT0	PP5V8G_USB2_PORT0			46B7				
	P1V8S0_SS_RC			P1V8S0_SS_RC - @m72_lib.M72			78B7	PCI_IRDY_L			PCI_IRDY_L	PCI_LOCK_L			24A6 28B5	PEG_R2D_P<10>			84B7	PP5V8G_USB2_PORT0_F			PP5V8G_USB2_PORT0_F	PP5V8G_USB2_PORT0_F			46B5				
	P2V5S0_EN			P2V5S0_EN - @m72_lib.M72			77B5	PCI_LOCK_L			PCI_LOCK_L	PCI_PAR			28B4	PEG_R2D_P<11>			84B7	PP5V8G_USB2_PORT1			PP5V8G_USB2_PORT1	PP5V8G_USB2_PORT1			46C6				
	P2V5S0_SW			P2V5S0_SW - @m72_lib.M72			77B4 108D1	PCI_PAR			PCI_PAR	TP_PCI_PAR			24A6 28B5	PEG_R2D_P<12>			84B7	PP5V8G_USB2_PORT1_F			PP5V8G_USB2_PORT1_F	PP5V8G_USB2_PORT1_F			46C5				
	P2V5S0_VFB			P2V5S0_VFB - @m72_lib.M72			77B4	TP_PCI_PAR			TP_PCI_PAR	PCI_STOP_L			28B4	PEG_R2D_P<13>			84C7	PP5V8G_USB2_PORT2			PP5V8G_USB2_PORT2	PP5V8G_USB2_PORT2			46D6				
	P3V3S0_EN_L			P3V3S0_EN_L - @m72_lib.M72			78C5	PCI_STOP_L			PCI_STOP_L	PCI_TRDY_L			24A4 24A6 104D3	PEG_R2D_P<14>			84C7	PP5V8G_USB2_PORT2_F			PP5V8G_USB2_PORT2_F	PP5V8G_USB2_PORT2_F			46D2				
	P3V3S0_SS			P3V3S0_SS - @m72_lib.M72			78C4	PCI_TRDY_L			PCI_TRDY_L	PEG_COMP			24A4 24A6 104D3	PGOOD_0V9_S0			85C7	P1L2V_S3			P1L2V_S3	P1L2V_S3			7D3 50B7 75D8 76D8 78D1				
	P3V3S5_FB			P3V3S5_FB - @m72_lib.M72			77D5	PEG_COMP			PEG_COMP	PEG_D2R_N<0>			24B5 104D3	PGOOD_1V05_S0			73B3	PPVBATT_G3_RTC			PPVBATT_G3_RTC	PPVBATT_G3_RTC			28D8				
	P3V3S5_SW			P3V3S5_SW - @m72_lib.M72			77D5 108D1	PEG_D2R_N<0>			PEG_D2R_N<0>	PEG_D2R_N<6..0>			704 24B5 51B6	PGOOD_1V5_S0			73B5	PPVBATT_G3_RTC_R			PPVBATT_G3_RTC_R	PPVBATT_G3_RTC_R			2D77				
	P5V8G_FCB			P5V8G_FCB - @m72_lib.M72			76A3 76B5	PEG_D2R_N<6..0>			PEG_D2R_N<6..0>	PEG_D2R_N<1>			24A4 24B6 104D3	PGOOD_1V5_S0			70D4	PPVIN_S0_P2V5S0_SVIN			PPVIN_S0_P2V5S0_SVIN	PPVIN_S0_P2V5S0_SVIN			77C5				
	P5V8G_FSEL			P5V8G_FSEL - @m72_lib.M72			76A2 76B4	PEG_D2R_N<1>			PEG_D2R_N<1>	PEG_D2R_N<2>			104D3	PGOOD_1V8_S0			70C4 70D4	PPVIN_S5_SV5S_R			PPVIN_S5_SV5S_R	PPVIN_S5_SV5S_R			76C5				
	P5V80_EN_L			P5V80_EN_L - @m72_lib.M72			78D5	PEG_D2R_N<2>			PEG_D2R_N<2>	PEG_D2R_N<3>			104C3	PGOOD_1V8_S3			70D4 75C8	PPVIN_S5_IMVP6_VIN			PPVIN_S5_IMVP6_VIN	PPVIN_S5_IMVP6_VIN			71D7				
	P5V80_SS			P5V80_SS - @m72_lib.M72			78D4	PEG_D2R_N<3>			PEG_D2R_N<3>	PEG_D2R_N<4>			24A4 24A6 104D3	PGOOD_1V25_S0			70B4 74B5	PPV_LCD_CONN			PPV_LCD_CONN	PPV_LCD_CONN			6A7 90A6 90A8 90C5				
	P5V83_EN_L			P5V83_EN_L - @m72_lib.M72			78D8	PEG_D2R_N<4>			PEG_D2R_N<4>	PEG_D2R_N<5>			24A4 24A6 104D3	PGOOD_2V5_S0			70C4 77B7	PPV_LCD_SW			PPV_LCD_SW	PPV_LCD_SW			90C6				
	P5V83_SS			P5V83_SS - @m72_lib.M72			78D7	PEG_D2R_N<5>			PEG_D2R_N<5>	PEG_D2R_N<6>			24A6 28B5 104D3	PGOOD_3V3_S0			70C8 70D4 77B7	PPV_S0_LCD			PPV_S0_LCD	PPV_S0_LCD			90C8				
	P5V85_EN			P5V85_EN - @m72_lib.M72			77D6	PEG_D2R_N<6>			PEG_D2R_N<6>	PEG_D2R_N<7>			28B4	PGOOD_3V3_S3			70D4 76B4	PPV_S0_MXN_PWRSRC			PPV_S0_MXN_PWRSRC	PPV_S0_MXN_PWRSRC			53C2 53D4 84C4				
	P12V_S3_DRAIN			P12V_S3_DRAIN - @m72_lib.M72			78C1	PEG_D2R_N<7>			PEG_D2R_N<7>	PEG_D2R_N<8>			24A4 24A6 104D3	RSMRST_PMRGD			45D8 70B2	PPV_S3_ENET_O			PPV_S3_ENET_O	PPV_S3_ENET_O			38B5				
	P12V_S3_EN_L			P12V_S3_EN_L - @m72_lib.M72			78D3	PEG_D2R_N<8>			PEG_D2R_N<8>	PEG_D2R_N<9>			25B5 25C5 40C3	PGOOD_5V_S0			70C4 70C4	REMOTE_TEMP_ADDR			REMOTE_TEMP_ADDR	REMOTE_TEMP_ADDR			55A3				
	PANEL_ID			PANEL_ID - @m72_lib.M72			28B2	PEG_D2R_N<9>			PEG_D2R_N<9>	PEG_D2R_N<10>			24A6 28B5	PGOOD_5V_S3_L			76A6	REMOTE_THRMD_M			REMOTE_THRMD_M	REMOTE_THRMD_M			55A4				
	TP_SB_GPI020			TP_SB_GPI020 - @m72_lib.M72			25C5 28B1	PEG_D2R_N<10>			PEG_D2R_N<10>	PEG_D2R_N<11>			24A6 28B5	PGOOD_12V_S0			70B8 76D5	RSVD_EXTGPO_LVDS_EN			RSVD_EXTGPO_LVDS_EN	RSVD_EXTGPO_LVDS_EN			25D2				
	PCIE_ENET_D2R_C_N			PCIE_ENET_D2R_C_N - @m72_lib.M72			37C4 108C3	PEG_D2R_N<11>			PEG_D2R_N<11>	PEG_D2R_N<12>			28B4	PGOOD_CR_S0			70C7	RSVD_MINI_BT_ACTIVE			RSVD_MINI_BT_ACTIVE	RSVD_MINI_BT_ACTIVE			34C6				
	PCIE_ENET_D2R_C_P			PCIE_ENET_D2R_C_P - @m72_lib.M72			37C4 108C3	PEG_D2R_N<12>			PEG_D2R_N<12>	PEG_D2R_N<13>			7D2 24A4 24A6 28C4 104D3	PLT_RST_L			24A6 28D4	RUNSS_GATE_D_L			RUNSS_GATE_D_L	RUNSS_GATE_D_L			70A7 70B7 70B7				
	PCIE_ENET_D2R_N			PCIE_ENET_D2R_N - @m72_lib.M72			78B 24C5 37C8 104C3	PEG_D2R_N<13>			PEG_D2R_N<13>	PEG_D2R_N<14>			28B4	PGOOD_S0_OUT1			70C3	SATA_A_D2R_C_N			SATA_A_D2R_C_N	SATA_A_D2R_C_N			45C7 103C3				
PCIE_ENET_D2R_P			PCIE_ENET_D2R_P - @m72_lib.M72			78B 24C5 37C8 104C3	PEG_D2R_N<14>			PEG_D2R_N<14>	PEG_D2R_N<15>			24A4 24A6 104D3	PLT_RST_L			24A6 28D4	SATA_A_D2R_C_P			SATA_A_D2R_C_P	SATA_A_D2R_C_P			45C7 103C3					
PCIE_ENET_R2D_C_N			PCIE_ENET_R2D_C_N - @m72_lib.M72			24C5 37C8 104C3	PEG_D2R_N<15>			PEG_D2R_N<15>	PEG_D2R_N<16>			15D3	PLT_RST_L			24A6 28D4	SATA_A_R2D_C_N			SATA_A_R2D_C_N	SATA_A_R2D_C_N			45C7 103C3					
PCIE_ENET_R2D_C_P			PCIE_ENET_R2D_C_P - @m72_lib.M72			24C5 37C8 104C3	PEG_D2R_N<16>			PEG_D2R_N<16>	PEG_D2R_N<17>			15D3	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_P			SATA_A_R2D_C_P	SATA_A_R2D_C_P			45B7					
PCIE_ENET_R2D_N			PCIE_ENET_R2D_N - @m72_lib.M72			7D6 37C4 108C3	PEG_D2R_N<17>			PEG_D2R_N<17>	PEG_D2R_N<18>			15D3 84C4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_N			SATA_A_R2D_C_N	SATA_A_R2D_C_N			45B7					
PCIE_ENET_R2D_P			PCIE_ENET_R2D_P - @m72_lib.M72			7D6 37C4 108C3	PEG_D2R_N<18>			PEG_D2R_N<18>	PEG_D2R_N<19>			15D3 84C4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_P			SATA_A_R2D_C_P	SATA_A_R2D_C_P			45B7					
PCIE_FW_D2R_C_N			PCIE_FW_D2R_C_N - @m72_lib.M72			40C3 108C3	PEG_D2R_N<19>			PEG_D2R_N<19>	PEG_D2R_N<20>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_N			SATA_A_R2D_C_N	SATA_A_R2D_C_N			45B7					
PCIE_FW_D2R_C_P			PCIE_FW_D2R_C_P - @m72_lib.M72			40C3 108C3	PEG_D2R_N<20>			PEG_D2R_N<20>	PEG_D2R_N<21>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_P			SATA_A_R2D_C_P	SATA_A_R2D_C_P			45B7					
PCIE_FW_D2R_N			PCIE_FW_D2R_N - @m72_lib.M72			78B 40C2 42A3 104C3	PEG_D2R_N<21>			PEG_D2R_N<21>	PEG_D2R_N<22>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_N			SATA_A_R2D_C_N	SATA_A_R2D_C_N			45B7					
PCIE_FW_D2R_P			PCIE_FW_D2R_P - @m72_lib.M72			78B 40C2 42A3 104C3	PEG_D2R_N<22>			PEG_D2R_N<22>	PEG_D2R_N<23>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_P			SATA_A_R2D_C_P	SATA_A_R2D_C_P			45B7					
PCIE_FW_R2D_C_N			PCIE_FW_R2D_C_N - @m72_lib.M72			24D5 42A1	PEG_D2R_N<23>			PEG_D2R_N<23>	PEG_D2R_N<24>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_N			SATA_A_R2D_C_N	SATA_A_R2D_C_N			45B7					
PCIE_FW_R2D_C_P			PCIE_FW_R2D_C_P - @m72_lib.M72			24D5 42A1	PEG_D2R_N<24>			PEG_D2R_N<24>	PEG_D2R_N<25>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_P			SATA_A_R2D_C_P	SATA_A_R2D_C_P			45B7					
PCIE_FW_R2D_N			PCIE_FW_R2D_N - @m72_lib.M72			78B 40C2 42A3 104C3	PEG_D2R_N<25>			PEG_D2R_N<25>	PEG_D2R_N<26>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_N			SATA_A_R2D_C_N	SATA_A_R2D_C_N			45B7					
PCIE_FW_R2D_P			PCIE_FW_R2D_P - @m72_lib.M72			78B 40C2 42A3 104C3	PEG_D2R_N<26>			PEG_D2R_N<26>	PEG_D2R_N<27>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_P			SATA_A_R2D_C_P	SATA_A_R2D_C_P			45B7					
PCIE_FW_R2D_C_N			PCIE_FW_R2D_C_N - @m72_lib.M72			24D5 42A1	PEG_D2R_N<27>			PEG_D2R_N<27>	PEG_D2R_N<28>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_N			SATA_A_R2D_C_N	SATA_A_R2D_C_N			45B7					
PCIE_FW_R2D_C_P			PCIE_FW_R2D_C_P - @m72_lib.M72			40C1 42A1 104C3	PEG_D2R_N<28>			PEG_D2R_N<28>	PEG_D2R_N<29>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_P			SATA_A_R2D_C_P	SATA_A_R2D_C_P			45B7					
PCIE_FW_R2D_N			PCIE_FW_R2D_N - @m72_lib.M72			24D5 42A1	PEG_D2R_N<29>			PEG_D2R_N<29>	PEG_D2R_N<30>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_N			SATA_A_R2D_C_N	SATA_A_R2D_C_N			45B7					
PCIE_FW_R2D_P			PCIE_FW_R2D_P - @m72_lib.M72			24D5 42A1	PEG_D2R_N<30>			PEG_D2R_N<30>	PEG_D2R_N<31>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_P			SATA_A_R2D_C_P	SATA_A_R2D_C_P			45B7					
PCIE_FW_R2D_C_N			PCIE_FW_R2D_C_N - @m72_lib.M72			40C1 42A1 104C3	PEG_D2R_N<31>			PEG_D2R_N<31>	PEG_D2R_N<32>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_N			SATA_A_R2D_C_N	SATA_A_R2D_C_N			45B7					
PCIE_FW_R2D_C_P			PCIE_FW_R2D_C_P - @m72_lib.M72			24D5 42A1	PEG_D2R_N<32>			PEG_D2R_N<32>	PEG_D2R_N<33>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_P			SATA_A_R2D_C_P	SATA_A_R2D_C_P			45B7					
PCIE_FW_R2D_N			PCIE_FW_R2D_N - @m72_lib.M72			7D6 40C3 108C3	PEG_D2R_N<33>			PEG_D2R_N<33>	PEG_D2R_N<34>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_N			SATA_A_R2D_C_N	SATA_A_R2D_C_N			45B7					
PCIE_FW_R2D_P			PCIE_FW_R2D_P - @m72_lib.M72			7D6 40C3 108C3	PEG_D2R_N<34>			PEG_D2R_N<34>	PEG_D2R_N<35>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_P			SATA_A_R2D_C_P	SATA_A_R2D_C_P			45B7					
PCIE_MINI_D2R_N			PCIE_MINI_D2R_N - @m72_lib.M72			78B 24D5 34C8 104C3	PEG_D2R_N<35>			PEG_D2R_N<35>	PEG_D2R_N<36>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_N			SATA_A_R2D_C_N	SATA_A_R2D_C_N			45B7					
PCIE_MINI_D2R_P			PCIE_MINI_D2R_P - @m72_lib.M72			78B 24D5 34C8 104C3	PEG_D2R_N<36>			PEG_D2R_N<36>	PEG_D2R_N<37>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_P			SATA_A_R2D_C_P	SATA_A_R2D_C_P			45B7					
PCIE_MINI_R2D_C_N			PCIE_MINI_R2D_C_N - @m72_lib.M72			24C5 34B8 104C3	PEG_D2R_N<37>			PEG_D2R_N<37>	PEG_D2R_N<38>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_N			SATA_A_R2D_C_N	SATA_A_R2D_C_N			45B7					
PCIE_MINI_R2D_C_P			PCIE_MINI_R2D_C_P - @m72_lib.M72			24C5 34B8 104C3	PEG_D2R_N<38>			PEG_D2R_N<38>	PEG_D2R_N<39>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_P			SATA_A_R2D_C_P	SATA_A_R2D_C_P			45B7					
PCIE_MINI_R2D_N			PCIE_MINI_R2D_N - @m72_lib.M72			34B6 108C3	PEG_D2R_N<39>			PEG_D2R_N<39>	PEG_D2R_N<40>			15D3 84B4	PM_BATLOW_L			25A5 25C3 49B8	SATA_A_R2D_C_N			SATA_A_R2D_C_N									

[illegible]

8			7			6			5			4			3			2			1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
D	PP1457	PROBEPOINT_SM	m72[7B6]	Q7105	MLP5X6-LFFAK-DFN	Q7200	TRA_MOSFET_NCHN_5P1_	m72[71B3]	R2301	RES_402	m72[23D7]	R3081	RES_402	m72[30C7]	C	B	A	PP1458	PROBEPOINT_SM	m72[7B6]	Q7201	MLP5X6-LFFAK-DFN	Q7204	TRA_MOSFET_NCHN_5P1_	m72[72C4]	R2302	RES_402	m72[23D6]	R3082	RES_402	m72[30C7]	PP1459	PROBEPOINT_SM	m72[7B6]	Q7204	TRA_MOSFET_NCHN_5P1_	m72[72C3]	R2303	RES_402	m72[23D3]	R3083	RES_402	m72[30C7]	PP1460	PROBEPOINT_SM	m72[7B6]	Q7300	TRA_FDM59620S_MLP	m72[73C6]	R2304	RES_402	m72[23C3]	R3084	RES_402	m72[30B7]	PP1461	PROBEPOINT_SM	m72[7B6]	Q7360	TRA_FDM59620S_MLP	m72[73C3]	R2305	RES_402	m72[23C3]	R3085	RES_402	m72[30B7]	PP1462	PROBEPOINT_SM	m72[7B6]	Q7400	TRA_FDM59620S_MLP	m72[74C6]	R2306	RES_402	m72[23D3]	R3086	RES_402	m72[30B7]	PP1463	PROBEPOINT_SM	m72[7B6]	Q7460	TRA_FDM6296_MICROFET	m72[74C3]	R2308	RES_402	m72[23C3]	R3087	RES_402	m72[30B7]	PP1464	PROBEPOINT_SM	m72[7B6]	PP1470	PROBEPOINT_SM	m72[7A6]	Q7461	TRA_FDM6296_MICROFET	m72[74C3]	R2309	RES_402	m72[23C3]	R3088	RES_402	m72[30B7]	PP1465	PROBEPOINT_SM	m72[7B6]	PP1471	PROBEPOINT_SM	m72[7A6]	Q7520	TRA_MOSFET_NCHN_5P1_	m72[75D4]	R2310	RES_402	m72[23D6]	R3089	RES_402	m72[30B7]	PP1466	PROBEPOINT_SM	m72[7B6]	PP1472	PROBEPOINT_SM	m72[7A6]	Q7521	TRA_MOSFET_NCHN_5P1_	m72[75C4]	R2311	RES_402	m72[23D6]	R3090	RES_402	m72[30B7]	PP1467	PROBEPOINT_SM	m72[7B6]	PP1473	PROBEPOINT_SM	m72[7A6]	Q7603	TRA_2N7002_SOT23-LF	m72[76A6]	R2313	RES_402	m72[23C7]	R3091	RES_402	m72[30B7]	PP1468	PROBEPOINT_SM	m72[7B6]	PP1474	PROBEPOINT_SM	m72[7A6]	Q7620	TRA_FDM59620S_MLP	m72[76C7]	R2314	RES_402	m72[23C7]	R3098	RES_402	m72[30B4]	PP1469	PROBEPOINT_SM	m72[7B6]	PP1475	PROBEPOINT_SM	m72[7A6]	Q7640	TRA_SINGLE_MOSFET_PC	m72[53B7]	R2315	RES_402	m72[23C7]	R3100	RES_402	m72[31D2]	PP1470	PROBEPOINT_SM	m72[7A6]	PP1476	PROBEPOINT_SM	m72[7A6]	HN_SOT-23	R2316	RES_402	m72[23B7]	R3101	RES_402	m72[31C2]	PP1471	PROBEPOINT_SM	m72[7A6]	PP1477	PROBEPOINT_SM	m72[7A6]	TRA_FDM6296_MICROFET	m72[74C3]	R2400	RES_402	m72[24C7]	R3140	RES_402	m72[31A3]	PP1472	PROBEPOINT_SM	m72[7A6]	PP1478	PROBEPOINT_SM	m72[7A6]	3X3	R2401	RES_402	m72[24C7]	R3141	RES_402	m72[31A3]	PP1473	PROBEPOINT_SM	m72[7A6]	PP1479	PROBEPOINT_SM	m72[7A6]	MLP5X6-LFFAK	R2402	RES_402	m72[24C7]	R3200	RES_402	m72[32C2]	PP1474	PROBEPOINT_SM	m72[7A6]	PP1480	PROBEPOINT_SM	m72[7A6]	MLP5X6-LFFAK-DFN	R2403	RES_402	m72[24C7]	R3201	RES_402	m72[32C2]	PP1475	PROBEPOINT_SM	m72[7A6]	PP1481	PROBEPOINT_SM	m72[7A6]	MLP5X6-LFFAK-DFN	R2404	RES_402	m72[24C7]	R3240	RES_402	m72[32A3]	PP1476	PROBEPOINT_SM	m72[7A6]	PP1482	PROBEPOINT_SM	m72[7A6]	MLP5X6-LFFAK-DFN	R2405	RES_402	m72[24C6]	R3241	RES_402	m72[32A3]	PP1477	PROBEPOINT_SM	m72[7A6]	PP1483	PROBEPOINT_SM	m72[7A6]	TRA_2N7002_SOT23-LF	m72[76A6]	R2406	RES_402	m72[24B6]	R3300	RES_402	m72[33D5]	PP1478	PROBEPOINT_SM	m72[7A6]	PP1484	PROBEPOINT_SM	m72[7A6]	TRA_FDM59620S_MLP	m72[76C7]	R2407	RES_402	m72[24C6]	R3301	RES_402	m72[33D5]	PP1479	PROBEPOINT_SM	m72[7A6]	PP1485	PROBEPOINT_SM	m72[7A6]	TRA_FDM59620S_MLP	m72[76C7]	R2408	RES_402	m72[24C6]	R3302	RES_402	m72[33D5]	PP1480	PROBEPOINT_SM	m72[7A6]	PP1486	PROBEPOINT_SM	m72[7A6]	HN_SOT-23	m72[53B7]	R2409	RES_402	m72[24C6]	R3303	RES_402	m72[33D5]	PP1481	PROBEPOINT_SM	m72[7A6]	PP1487	PROBEPOINT_SM	m72[7A6]	TRA_SINGLE_MOSFET_NC	m72[78D5]	R2413	RES_402	m72[24C3]	R3304	RES_402	m72[33C5]	PP1482	PROBEPOINT_SM	m72[7A6]	PP1488	PROBEPOINT_SM	m72[7A6]	HN_SOT23	m72[78D7]	R2414	RES_402	m72[24B3]	R3305	RES_402	m72[33C5]	PP1483	PROBEPOINT_SM	m72[7A6]	PP1489	PROBEPOINT_SM	m72[7A6]	HN_SOT23	m72[78D8]	R2415	RES_402	m72[24B5]	R3400	RES_402	m72[34C7]	PP1484	PROBEPOINT_SM	m72[7A6]	PP1490	PROBEPOINT_SM	m72[7A6]	TRA_IRF7410_SO-8	m72[78D4]	R2423	RES_402	m72[24A3]	R3401	RES_402	m72[34C7]	PP1485	PROBEPOINT_SM	m72[7A6]	PP1491	PROBEPOINT_SM	m72[7A6]	TRA_SINGLE_MOSFET_NC	m72[78D5]	R2424	RES_402	m72[24A3]	R3410	RES_402	m72[34A5]	PP1486	PROBEPOINT_SM	m72[7A6]	PP1492	PROBEPOINT_SM	m72[7A6]	HN_SOT23	m72[78D7]	R2425	RES_402	m72[24A3]	R3720	RES_402	m72[37C6]	PP1487	PROBEPOINT_SM	m72[7A6]	PP1493	PROBEPOINT_SM	m72[7A6]	HN_SOT23	m72[78D7]	R2426	RES_402	m72[24A3]	R3740	RES_402	m72[37B7]	PP1488	PROBEPOINT_SM	m72[7A6]	PP1494	PROBEPOINT_SM	m72[7A6]	HN_SOT23	m72[78D7]	R2427	RES_402	m72[24A3]	R3741	RES_402	m72[37B7]	PP1489	PROBEPOINT_SM	m72[7A6]	PP1495	PROBEPOINT_SM	m72[7A6]	HN_SOT23	m72[78D7]	R2428	RES_402	m72[24A3]	R3742	RES_402	m72[37B6]	PP1490	PROBEPOINT_SM	m72[7A6]	PP1496	PROBEPOINT_SM	m72[7A6]	TRA_IRF7410_SO-8	m72[78C4]	R2429	RES_402	m72[24A3]	R3743	RES_402	m72[37B6]	PP1491	PROBEPOINT_SM	m72[7A6]	PP1497	PROBEPOINT_SM	m72[7A6]	TRA_SINGLE_MOSFET_NC	m72[78C5]	R2430	RES_402	m72[24A3]	R3744	RES_402	m72[37B6]	PP1492	PROBEPOINT_SM	m72[7A6]	PP1498	PROBEPOINT_SM	m72[7A6]	HN_SOT23	m72[78C5]	R2431	RES_402	m72[24A3]	R3745	RES_402	m72[37B5]	PP1493	PROBEPOINT_SM	m72[7A6]	PP1499	PROBEPOINT_SM	m72[7A6]	HN_SOT23	m72[78D2]	R2432	RES_402	m72[24A3]	R3746	RES_402	m72[37B5]	PP1494	PROBEPOINT_SM	m72[7A6]	PP1500	PROBEPOINT_SM	m72[7C7]	SOI	m72[78D2]	R2433	RES_402	m72[24A3]	R3747	RES_402	m72[37B5]	PP1501	PROBEPOINT_SM	m72[7C7]	Q7891	TRA_SINGLE_MOSFET_NC	m72[78C2]	R2436	RES_402	m72[24A3]	R3760	RES_402	m72[37C2]	PP1502	PROBEPOINT_SM	m72[7C7]	Q7892	TRA_SINGLE_MOSFET_NC	m72[78C2]	R2437	RES_402	m72[24A3]	R3765	RES_402	m72[37B2]	PP1503	PROBEPOINT_SM	m72[7C7]	Q7895	TRA_SINGLE_MOSFET_NC	m72[78C2]	R2438	RES_402	m72[24A3]	R3780	RES_402	m72[37B2]	PP1504	PROBEPOINT_SM	m72[7C7]	Q7896	TRA_SINGLE_MOSFET_NC	m72[78C2]	R2439	RES_402	m72[24A3]	R3781	RES_402	m72[37B2]	PP1505	PROBEPOINT_SM	m72[7C7]	Q7897	TRA_SINGLE_MOSFET_NC	m72[78C2]	R2440	RES_402	m72[24A3]	R3801	RES_402	m72[38C6]	PP1506	PROBEPOINT_SM	m72[7C7]	Q7898	TRA_SINGLE_MOSFET_NC	m72[78C2]	R2441	RES_402	m72[24A3]	R3811	RES_402	m72[38A5]	PP1507	PROBEPOINT_SM	m72[7C7]	Q7899	TRA_SINGLE_MOSFET_NC	m72[78C2]	R2442	RES_402	m72[24A3]	R3820	RES_603	m72[38B8]	PP1508	PROBEPOINT_SM	m72[7C7]	Q7900	TRA_SINGLE_MOSFET_NC	m72[78C2]	R2443	RES_402	m72[24A3]	R3821	RES_603	m72[38B8]	PP1509	PROBEPOINT_SM	m72[7C7]	Q7901	TRA_SINGLE_MOSFET_NC	m72[78C2]	R2444	RES_402	m72[24A3]	R3880	RES_402	m72[38D3]	PP1510	PROBEPOINT_SM	m72[7C7]	Q7911	TRA_SINGLE_MOSFET_NC	m72[78C2]	R2445	RES_402	m72[24A3]	R3890	RES_603	m72[38C2]	PP1511	PROBEPOINT_SM	m72[7C7]	Q7941	TRA_SINGLE_MOSFET_NC	m72[78C2]	R2446	RES_402	m72[24A3]	R3900	RES_805	m72[39D7]	PP1512	PROBEPOINT_SM	m72[7C7]	R600	RES_402	m72[6A7]	R2502	RES_402	m72[25D7]	R3901	RES_603	m72[39A7]	PP1513	PROBEPOINT_SM	m72[7C7]	R602	RES_402	m72[6A8]	R2504	RES_402	m72[25D6]	R3902	RES_603	m72[39A7]	PP1514	PROBEPOINT_SM	m72[7C7]	R604	RES_402	m72[6B7]	R2505	RES_402	m72[25D6]	R3903	RES_603	m72[39A7]	PP1515	PROBEPOINT_SM	m72[7C7]	R605	RES_603	m72[6A6]	R2506	RES_402	m72[25D6]	R3904	RES_603	m72[39A6]	PP1516	PROBEPOINT_SM	m72[7C7]	R610	RES_402	m72[6D6]	R2507	RES_402	m72[25D6]	R3910	RES_402	m72[39A4]	PP1517	PROBEPOINT_SM	m72[7C7]	R1002	RES_402	m72[10D5]	R2510	RES_402	m72[25D6]	R3911	RES_402	m72[39A4]	PP1518	PROBEPOINT_SM	m72[7C7]	R1003	RES_402	m72[10C5]	R2511	RES_402	m72[25A8]	R3912	RES_402	m72[39A4]	PP1519	PROBEPOINT_SM	m72[7C7]	R1004	RES_402	m72[10C5]	R2512	RES_402	m72[25A8]	R3913	RES_402	m72[39A4]	PP1520	PROBEPOINT_SM	m72[7C7]	R1005	RES_402	m72[10B5]	R2514	RES_402	m72[25A7]	R4000	RES_402	m72[40B6]	PP1521	PROBEPOINT_SM	m72[7C7]	R1006	RES_402	m72[10B5]	R2515	RES_402	m72[25A7]	R4001	RES_402	m72[40C7]	PP1522	PROBEPOINT_SM	m72[7C7]	R1007	RES_402	m72[10A4]	R2523	RES_402	m72[25B3]	R4002	RES_402	m72[40C7]	PP1523	PROBEPOINT_SM	m72[7C7]	R1012	RES_402	m72[10A4]	R2524	RES_402	m72[25C2]	R4010	RES_402	m72[40C2]	PP1524	PROBEPOINT_SM	m72[7C7]	R1016	RES_402	m72[10B1]	R2525	RES_402	m72[25C2]	R4011	RES_402	m72[40B2]	PP1525	PROBEPOINT_SM	m72[7C7]	R1017	RES_402	m72[10B1]	R2526	RES_402	m72[25C2]	R4012	RES_402	m72[40B2]	PP1526	PROBEPOINT_SM	m72[7C7]	R1018	RES_402	m72[10B1]	R2527	RES_402	m72[25B2]	R4013	RES_402	m72[40C2]	PP1527	PROBEPOINT_SM	m72[7C7]	R1019	RES_402	m72[10B1]	R2528	RES_402	m72[25B2]	R4080	RES_402	m72[40B8]	PP1528	PROBEPOINT_SM	m72[7C7]	R1020	RES_402	m72[10B7]	R2529	RES_402	m72[25B2]	R4090	RES_402	m72[40B6]	PP1529	PROBEPOINT_SM	m72[7C7]	R1021	RES_402	m72[10B7]	R2530	RES_402	m72[25B4]	R4200	RES_402	m72[42C7]	PP1530	PROBEPOINT_SM	m72[7C7]	R1022	RES_402	m72[10A7]	R2531	RES_402	m72[25B4]	R4250	RES_402	m72[42D3]	PP1531	PROBEPOINT_SM	m72[7C7]	R1023	RES_402	m72[10A7]	R2532	RES_402	m72[25D3]	R4251	RES_402	m72[42D2]	PP1532	PROBEPOINT_SM	m72[7C7]	R1024	RES_402	m72[10A7]	R2533	RES_402	m72[25D2]	R4252	RES_402	m72[42D2]	PP1533	PROBEPOINT_SM	m72[7C7]	R1025	RES_402	m72[10A7]	R2534	RES_402	m72[25D2]	R4260	RES_402	m72[42C3]	PP1534	PROBEPOINT_SM	m72[7C7]	R1026	RES_402	m72[10A7]	R2535	RES_402	m72[25D3]	R4261	RES_402	m72[42C2]	PP1535	PROBEPOINT_SM	m72[7C7]	R1027	RES_402	m72[10A7]	R2536	RES_402	m72[25D3]	R4262	RES_402	m72[42C2]	PP1536	PROBEPOINT_SM	m72[7C7]	R1028	RES_402	m72[10A7]

8				7				6				5				4				3				2				1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
D	R5040	RES_402	m72[50B1]	R5041	RES_402	m72[50B1]	R5042	RES_402	m72[50B1]	R5043	RES_402	m72[50B1]	R5044	RES_402	m72[50B1]	R5045	RES_402	m72[50B1]	R5046	RES_402	m72[50A1]	R5047	RES_402	m72[50B1]	R5048	RES_402	m72[50A1]	R5049	RES_402	m72[50B6]	R5050	RES_402	m72[50B6]	R5051	RES_402	m72[50B7]	R5052	RES_402	m72[50A7]	R5053	RES_402	m72[50A6]	R5055	RES_402	m72[50A3]	R5056	RES_402	m72[50A3]	R5057	RES_402	m72[50A6]	R5058	RES_402	m72[50A5]	R5059	RES_402	m72[50A4]	R5070	RES_402	m72[50D2]	R5071	RES_402	m72[50D3]	R5078	RES_402	m72[50D1]	R5080	RES_402	m72[50B1]	R5082	RES_402	m72[50B1]	R5083	RES_402	m72[50A1]	R5084	RES_402	m72[50A1]	R5086	RES_402	m72[50A1]	R5087	RES_402	m72[50B1]	R5088	RES_402	m72[50A1]	R5090	RES_402	m72[50B1]	R5091	RES_402	m72[50B1]	R5092	RES_402	m72[50B1]	R5093	RES_402	m72[50B1]	R5094	RES_402	m72[50B1]	R5096	RES_402	m72[50B1]	R5190	RES_402	m72[51B2]	R5191	RES_402	m72[51C3]	R5192	RES_402	m72[51C4]	R5200	RES_402	m72[52D7]	R5201	RES_402	m72[52D7]	R5230	RES_402	m72[52A7]	R5231	RES_402	m72[52A7]	R5250	RES_402	m72[52D4]	R5251	RES_402	m72[52D4]	R5260	RES_402	m72[52C4]	R5261	RES_402	m72[52C4]	R5270	RES_402	m72[52D2]	R5271	RES_402	m72[52D2]	R5280	RES_402	m72[52C2]	R5281	RES_402	m72[52C2]	R5290	RES_402	m72[52B2]	R5291	RES_402	m72[52B2]	R5299	RES_402	m72[53D7]	R5309	RES_402	m72[53B7]	R5339	RES_402	m72[53A8]	R5340	RES_402	m72[53B7]	R5341	RES_402	m72[53B7]	R5342	RES_402	m72[53B7]	R5343	RES_1206	m72[53B5]	R5350	RES_2512-1	m72[53C3]	R5351	RES_402	m72[53C3]	R5352	RES_402	m72[53C2]	R5353	RES_402	m72[53D3]	R5354	RES_402	m72[53D3]	R5355	RES_402	m72[53D3]	R5370	RES_402	m72[53C7]	R5500	RES_402	m72[55B2]	R5501	RES_402	m72[55A2]	R5510	RES_402	m72[55B3]	R5511	RES_402	m72[55B3]	R5512	RES_402	m72[55B3]	R5570	RES_402	m72[55D4]	R5600	RES_402	m72[56C7]	R5601	RES_402	m72[56A7]	R5602	RES_1206	m72[56D6]	R5603	RES_805	m72[56D5]	R5605	RES_805	m72[56D5]	R5606	RES_402	m72[56D6]	R5607	RES_805	m72[56B5]	R5609	RES_805	m72[56B5]	R5610	RES_1206	m72[56B6]	R5611	RES_402	m72[56B6]	R5698	RES_402	m72[56A7]	R5699	RES_402	m72[56C7]	R5700	RES_402	m72[57C7]	R5701	RES_805	m72[57D5]	R5703	RES_805	m72[57D5]	R5704	RES_1206	m72[57D5]	R5705	RES_402	m72[57D6]	R5719	RES_402	m72[57D8]	R6100	RES_402	m72[61C5]	R6101	RES_402	m72[61C5]	R6114	RES_402	m72[61B4]	R6190	RES_402	m72[61B6]	R6191	RES_402	m72[61B6]	R6193	RES_402	m72[61B3]	R7000	RES_402	m72[70D8]	R7001	RES_402	m72[70D8]	R7002	RES_402	m72[70C8]	R7003	RES_402	m72[70C8]	R7005	RES_402	m72[70D5]	R7006	RES_402	m72[70D5]	R7007	RES_402	m72[70D5]	R7008	RES_402	m72[70D5]	R7010	RES_402	m72[70D7]	R7011	RES_402	m72[70C7]	R7013	RES_402	m72[70D7]	R7014	RES_402	m72[70C7]	R7018	RES_402	m72[70D7]	R7019	RES_402	m72[70C7]	R7020	RES_402	m72[70D7]	R7021	RES_402	m72[70C7]	R7030	RES_402	m72[70C3]	R7031	RES_402	m72[70C3]	R7032	RES_402	m72[70C3]	R7033	RES_402	m72[70C3]	R7034	RES_402	m72[70D3]	R7035	RES_402	m72[70B3]	R7036	RES_402	m72[70B3]	R7037	RES_402	m72[70B3]	R7038	RES_402	m72[70B3]	R7039	RES_402	m72[70C3]	R7040	RES_402	m72[70C7]	R7041	RES_402	m72[70B7]	R7060	RES_402	m72[70A7]	R7061	RES_402	m72[70A6]	R7062	RES_402	m72[70A6]	R7063	RES_402	m72[70B6]	R7064	RES_402	m72[70B6]	R7065	RES_402	m72[70C6]	R7066	RES_402	m72[70C6]	R7070	RES_402	m72[70C7]	R7080	RES_402	m72[70D3]	R7081	RES_402	m72[70D3]	R7092	RES_402	m72[70B3]	R7100	RES_402	m72[71C2]	R7101	RES_603	m72[71C2]	R7102	RES_1206	m72[71B3]	R7103	RES_1206	m72[71D3]	R7104	RES_402	m72[71C1]	R7105	RES_402	m72[71B2]	R7106	RES_603	m72[71B2]	R7107	RES_402	m72[71B1]	R7108	RES_402	m72[71C8]	R7109	RES_402	m72[71B7]	R7110	RES_402	m72[71B7]	R7111	RES_402	m72[71B9]	R7112	RES_402	m72[71D7]	R7114	RES_402	m72[71B7]	R7115	RES_402	m72[71B4]	R7116	RES_402	m72[71B4]	R7117	RES_402	m72[71B5]	R7118	RES_402	m72[71B5]	R7119	RES_402	m72[71C8]	R7120	RES_402	m72[71D7]	R7121	RES_402	m72[71D7]	R7122	RES_402	m72[71A4]	R7123	RES_402	m72[71A4]	R7126	THERMISTER_402	m72[71C8]	R7127	RES_402	m72[71C7]	R7130	RES_402	m72[71B4]	R7131	THERMISTER_0603-LF	m72[71B4]	R7140	RES_603	m72[71B1]	R7141	RES_603	m72[71C1]	R7142	RES_402	m72[71B4]	R7143	RES_402	m72[71C4]	R7197	RES_402	m72[71D6]	R7199	RES_402	m72[71C7]	R7200	RES_402	m72[72C3]	R7201	RES_603	m72[72B3]	R7203	RES_1206	m72[72C3]	R7204	RES_402	m72[72C2]	R7241	RES_603	m72[72C2]	R7250	RES_402	m72[72C5]	R7300	RES_402	m72[73B7]	R7301	RES_402	m72[73B7]	R7306	RES_1206	m72[73C7]	R7310	RES_1206	m72[73A3]	R7311	RES_1206	m72[73A3]	R7312	RES_1206	m72[73A3]	R7313	RES_1206	m72[73A3]	R7321	RES_402	m72[73C5]	R7323	RES_402	m72[73B5]	R7331	RES_402	m72[73C5]	R7336	RES_1206	m72[73C2]	R7361	RES_402	m72[73C3]	R7371	RES_402	m72[73C3]	R7382	RES_402	m72[73C4]	R7383	RES_402	m72[73B4]	R7384	RES_402	m72[73B4]	R7390	RES_402	m72[73B2]	R7391	RES_402	m72[73B2]	R7400	RES_402	m72[74B7]	R7401	RES_402	m72[74B7]	R7406	RES_1206	m72[74C7]	R7421	RES_402	m72[74C5]	R7423	RES_402	m72[74B5]	R7431	RES_402	m72[74C5]	R7456	RES_1206	m72[74C2]	R7461	RES_402	m72[74C4]	R7471	RES_402	m72[74C3]	R7483	RES_402	m72[74B4]	R7490	RES_402	m72[74B2]	R7491	RES_402	m72[74B2]	R7500	RES_402	m72[75D5]	R7501	RES_402	m72[75C2]	R7504	RES_402	m72[75D7]	R7505	RES_402	m72[75C7]	R7506	RES_402	m72[75C7]	R7507	RES_402	m72[75D5]	R7508	RES_402	m72[75C7]	R7510	RES_402	m72[75C4]	R7521	RES_402	m72[75C1]	R7522	RES_402	m72[75C1]	R7539	RES_402	m72[75D6]	R7551	RES_402	m72[75B5]	R7556	RES_1206	m72[75C3]	R7600	RES_402	m72[76C5]	R7601	RES_402	m72[76A7]	R7602	RES_402	m72[76A7]	R7603	RES_402	m72[76A3]	R7604	RES_402	m72[76A3]	R7606	RES_402	m72[76A4]	R7607	RES_402	m72[76A4]	R7612	RES_402	m72[76A6]	R7613	RES_402	m72[76D7]	R7614	RES_402	m72[76D7]	R7615	RES_402	m72[76D7]	R7616	RES_402	m72[76D7]	R7617	RES_402	m72[76D7]	R7618	RES_402	m72[76D6]	R7621	RES_402	m72[76C7]	R7622	RES_402	m72[76C7]	R7624	RES_402	m72[76B6]	R7625	RES_402	m72[76B6]	R7626	RES_402	m72[76C7]	R7627	RES_402	m72[76B7]	R7628	RES_402	m72[76B7]	R7629	RES_402	m72[76C7]	R7630	RES_402	m72[76A7]	R7631	RES_402	m72[76A7]	R7661	RES_402	m72[76C2]	R7664	RES_402	m72[76C3]	R7665	RES_402	m72[76B4]	R7666	RES_402	m72[76C2]	R7667	RES_402	m72[76B2]	R7668	RES_402	m72[76B2]	R7669	RES_402	m72[76C2]	R7670	RES_402	m72[76C4]	R7692	RES_402	m72[76A6]	R7700	RES_402	m72[77C6]	R7701	RES_402	m72[77C5]	R7702	RES_402	m72[77B5]	R7703	RES_402	m72[77B3]	R7704	RES_402	m72[77B3]	R7705	RES_402	m72[77B3]	R7710	RES_402	m72[77D6]	R7711	RES_402	m72[77D6]	R7712	RES_402	m72[77D4]	R7713	RES_402	m72[77C4]	R7800	RES_402	m72[78D5]	R7801	RES_402	m72[78D5]	R7810	RES_402	m72[78D8]	R7811	RES_402	m72[78D7]	R7850	RES_402	m72[78C5]	R7851	RES_402	m72[78C5]	R7870	RES_402	m72[78B7]	R7871	RES_402	m72[78B7]	R7888	RES_402	m72[78C1]	R7889	RES_402	m72[78C2]	R7891	RES_402	m72[78D3]	R7892	RES_402	m72[78D3]	R7893	RES_402	m72[78D3]	R7894	RES_805	m72[78D1]	R7895	RES_402	m72[78A7]	R7896	RES_402	m72[78A6]	R7897	RES_402	m72[78B6]	R7898	RES_402	m72[78B6]	R8500	RES_402	m72[85C7]	R8501	RES_402	m72[85C5]	R8502	RES_402	m72[85C7]	R8503	RES_402	m72[85A4]	R8505	RES_402	m72[85B4]	R8570	RES_402	m72[85D3]	R9000	RES_402	m72[90C8]	R9001	RES_402	m72[90C7]	R9002	RES_805	m72[90C8]	R9003	RES_805	m72[90C8]	R9070	RES_402	m72[90B7]	R9074	RES_402	m72[90B2]	R9075	RES_402	m72[90B2]	R9090	RES_805	m72[90C6]	R9099	RES_402	m72[90C8]	R9140	RES_402	m72[91A6]	R9141	RES_402	m72[91B6]	R9142	RES_402	m72[91B6]	R9160	RES_402	m72[91B3]	R9161	RES_402	m72[91A3]	R9400	RES_402	m72[94D7]	R9402	RES_402	m72[94D7]	R9403	RES_402	m72[94D7]	R9404	RES_402	m72[94C7]	R9405	RES_402	m72[94C7]	R9408	RES_402	m72[94C7]	R9409	RES_402	m72[94C7]	R9410	RES_402	m72[94D2]	R9411	RES_402	m72[94D2]	R9412	RES_402	m72[94D2]	R9413	RES_402	m72[94C2]	R9414	RES_402	m72[94C2]	R9415	RES_402	m72[94B7]	R9420	RES_402	m72[94D1]	R9421	RES_402	m72[94D1]	R9422	RES_402	m72[94C2]	RP3300	RP4K4P_SM-LF	m72[33C4 33C4 33C4 33C4]	RP3305	RP4K4P_SM-LF	m72[33B4 33C4 33C4 33C4]	RP3310	RP4K4P_SM-LF	m72[33D4 33A4 33A4 33A4]	RP3330	RP4K4P_SM-LF	m72[33D4 33B4 33B4 33B4]	RP3334	RP4K4P_SM-LF	m72[33B4 33B4 33B4 33B4]	RP3338	RP4K4P_SM-LF	m72[33A4 33B4 33B4 33A4]	RP3342	RP4K4P_SM-LF	m72[33B4 33C4 33C4 33C4]	RP3346	RP4K4P_SM-LF	m72[33D4 33C4 33B4 33C4]	RP3350	RP4K4P_SM-LF	m72[33B4 33A4 33B4 33B4]	RP3354	RP4K4P_SM-LF	m72[33B4 33A4 33A4 33B4]	RP3358	RP4K4P_SM-LF	m72[33C4 33C4 33C4 33C4]	RP3362	RP4K4P_SM-LF	m72[33A4 33C4 33D4 33A4]	S5000	SWI_TACT_4SM_EVQPH_S	m72[50D8]	M-LF	S5010	SWI_TACT_4SM_EVQPH_S	m72[50C7]	M-LF	SC0700	SPRING_CLIP_1P_EMI_C	m72[7B6]	LIP-SM1	SC0701	SPRING_CLIP_1P_EMI_C	m72[7B5]	LIP-SM1	SC0702	SPRING_CLIP_1P_EMI_C	m72[7B5]	LIP-SM1	SDF0717	PCB_STANDOFF	m72[7A3]	SDF0721	PCB_STANDOFF	m72[7A2]	SDF0726	PCB_STANDOFF	m72[7A6]	SDF0726	HSK_NUT_TH	m72[7A5]	SDF0727	HSK_NUT_TH	m72[7A5]	SDF3400	PCB_STANDOFF	m72[34A5]	SDF4720	PCB_STANDOFF	m72[47D2]	SDF4721	PCB_STANDOFF	m72[47C1]	SDF9000	PCB_STANDOFF	m72[90B7]	SDF9001	PCB_STANDOFF	m72[90A7]	SDF9800	PCB_STANDOFF	m72[98D5]	SDF9801	PCB_STANDOFF	m72[98D5]	SDF9803	PCB_STANDOFF	m72[98B5]	SDF9804	PCB_STANDOFF	m72[98B5]	SW2800	SWI_TACT_4SM_EVQPH_S	m72[28A4]	M-LF	T3900	XFR_LFEP245A_SOI	m72[39C5]	U1400	CRESTLINE_FCBGA	m72[14D4]	U1400	CRESTLINE_FCBGA	m72[15D4]	U1400	CRESTLINE_FCBGA	m72[16D5]	U1400	CRESTLINE_FCBGA	m72[17D3 17D7]	U1400	CRESTLINE_FCBGA	m72[18D3 18D7]	U1400	CRESTLINE_FCBGA	m72[19D5]	U1400	CRESTLINE_FCBGA	m72[20D4 20D7]	U2300	SB_ICH8M_BGA	m72[23D5]	U2300	SB_ICH8M_BGA	m72[24B7 24D4]	U2300	SB_ICH8M_BGA	m72[25D4]	U2300	SB_ICH8M_BGA	m72[26D5 26D8]	U2803	MC74VHC1G00_SCT0-5	m72[28A7]	U2900	CLK_SYN_SLG8LPS37_QF	m72[29C5]	N	U3700	88B059_QFN	m72[37C4]	U3780	EEPROM_M24C08_S08	m72[37B2]	U4000	FW643_BGA	m72[40C5]	U4600	SWI_TPS2060_MSOP	m72[46C7]	U4601	SWI_TPS2068_MSOP	m72[46D7]	U4650	PI3USB10_TDFN	m72[46D4]	U4900	SMC_H8S2116_BGA	m72[49A3 49C3 49B7 49D7]	U5000	VDET_RNSVD_SOT23-5A	m72[50D7]	U5050	MM3120_LLP	m72[50A4]	U5350	ZXC71010_SOT23-5	m72[53C4]	U5500	LM95214_LLP	m72[55B4]	U5570	EMC1043_MSOP</